Home
last modified time | relevance | path

Searched refs:ADC_AWD3TR_LT3_1 (Results 1 – 25 of 40) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c011xx.h1193 #define ADC_AWD3TR_LT3_1 (0x002UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000002 */ macro
1224 #define ADC_TR3_LT3_1 ADC_AWD3TR_LT3_1
Dstm32c031xx.h1197 #define ADC_AWD3TR_LT3_1 (0x002UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000002 */ macro
1228 #define ADC_TR3_LT3_1 ADC_AWD3TR_LT3_1
Dstm32c071xx.h1274 #define ADC_AWD3TR_LT3_1 (0x002UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000002 */ macro
1305 #define ADC_TR3_LT3_1 ADC_AWD3TR_LT3_1
/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g030xx.h1226 #define ADC_AWD3TR_LT3_1 (0x002UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000002 */ macro
1257 #define ADC_TR3_LT3_1 ADC_AWD3TR_LT3_1
Dstm32g050xx.h1245 #define ADC_AWD3TR_LT3_1 (0x002UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000002 */ macro
1276 #define ADC_TR3_LT3_1 ADC_AWD3TR_LT3_1
Dstm32g070xx.h1248 #define ADC_AWD3TR_LT3_1 (0x002UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000002 */ macro
1279 #define ADC_TR3_LT3_1 ADC_AWD3TR_LT3_1
Dstm32g031xx.h1269 #define ADC_AWD3TR_LT3_1 (0x002UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000002 */ macro
1300 #define ADC_TR3_LT3_1 ADC_AWD3TR_LT3_1
Dstm32g041xx.h1316 #define ADC_AWD3TR_LT3_1 (0x002UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000002 */ macro
1347 #define ADC_TR3_LT3_1 ADC_AWD3TR_LT3_1
Dstm32g051xx.h1332 #define ADC_AWD3TR_LT3_1 (0x002UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000002 */ macro
1363 #define ADC_TR3_LT3_1 ADC_AWD3TR_LT3_1
Dstm32g061xx.h1379 #define ADC_AWD3TR_LT3_1 (0x002UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000002 */ macro
1410 #define ADC_TR3_LT3_1 ADC_AWD3TR_LT3_1
Dstm32g071xx.h1381 #define ADC_AWD3TR_LT3_1 (0x002UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000002 */ macro
1412 #define ADC_TR3_LT3_1 ADC_AWD3TR_LT3_1
Dstm32g081xx.h1428 #define ADC_AWD3TR_LT3_1 (0x002UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000002 */ macro
1459 #define ADC_TR3_LT3_1 ADC_AWD3TR_LT3_1
Dstm32g0b0xx.h1330 #define ADC_AWD3TR_LT3_1 (0x002UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000002 */ macro
1361 #define ADC_TR3_LT3_1 ADC_AWD3TR_LT3_1
Dstm32g0c1xx.h1595 #define ADC_AWD3TR_LT3_1 (0x002UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000002 */ macro
1626 #define ADC_TR3_LT3_1 ADC_AWD3TR_LT3_1
Dstm32g0b1xx.h1548 #define ADC_AWD3TR_LT3_1 (0x002UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000002 */ macro
1579 #define ADC_TR3_LT3_1 ADC_AWD3TR_LT3_1
/hal_stm32-latest/stm32cube/stm32wlxx/soc/
Dstm32wle4xx.h1552 #define ADC_AWD3TR_LT3_1 (0x002UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000002 */ macro
1583 #define ADC_TR3_LT3_1 ADC_AWD3TR_LT3_1
Dstm32wle5xx.h1552 #define ADC_AWD3TR_LT3_1 (0x002UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000002 */ macro
1583 #define ADC_TR3_LT3_1 ADC_AWD3TR_LT3_1
Dstm32wl5mxx.h1734 #define ADC_AWD3TR_LT3_1 (0x002UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000002 */ macro
1765 #define ADC_TR3_LT3_1 ADC_AWD3TR_LT3_1
Dstm32wl54xx.h1734 #define ADC_AWD3TR_LT3_1 (0x002UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000002 */ macro
1765 #define ADC_TR3_LT3_1 ADC_AWD3TR_LT3_1
Dstm32wl55xx.h1734 #define ADC_AWD3TR_LT3_1 (0x002UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000002 */ macro
1765 #define ADC_TR3_LT3_1 ADC_AWD3TR_LT3_1
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h1613 #define ADC_AWD3TR_LT3_1 (0x002UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000002 */ macro
Dstm32wba52xx.h2094 #define ADC_AWD3TR_LT3_1 (0x002UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000002 */ macro
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h1425 #define ADC_AWD3TR_LT3_1 (0x002UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000002 */ macro
Dstm32u083xx.h1578 #define ADC_AWD3TR_LT3_1 (0x002UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000002 */ macro
Dstm32u073xx.h1542 #define ADC_AWD3TR_LT3_1 (0x002UL << ADC_AWD3TR_LT3_Pos) /*!< 0x00000002 */ macro

12