Home
last modified time | relevance | path

Searched refs:ADC_AWD3TR_HT3_9 (Results 1 – 25 of 40) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c011xx.h1217 #define ADC_AWD3TR_HT3_9 (0x200UL << ADC_AWD3TR_HT3_Pos) /*!< 0x02000000 */ macro
1246 #define ADC_TR3_HT3_9 ADC_AWD3TR_HT3_9
Dstm32c031xx.h1221 #define ADC_AWD3TR_HT3_9 (0x200UL << ADC_AWD3TR_HT3_Pos) /*!< 0x02000000 */ macro
1250 #define ADC_TR3_HT3_9 ADC_AWD3TR_HT3_9
Dstm32c071xx.h1298 #define ADC_AWD3TR_HT3_9 (0x200UL << ADC_AWD3TR_HT3_Pos) /*!< 0x02000000 */ macro
1327 #define ADC_TR3_HT3_9 ADC_AWD3TR_HT3_9
/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g030xx.h1250 #define ADC_AWD3TR_HT3_9 (0x200UL << ADC_AWD3TR_HT3_Pos) /*!< 0x02000000 */ macro
1279 #define ADC_TR3_HT3_9 ADC_AWD3TR_HT3_9
Dstm32g050xx.h1269 #define ADC_AWD3TR_HT3_9 (0x200UL << ADC_AWD3TR_HT3_Pos) /*!< 0x02000000 */ macro
1298 #define ADC_TR3_HT3_9 ADC_AWD3TR_HT3_9
Dstm32g070xx.h1272 #define ADC_AWD3TR_HT3_9 (0x200UL << ADC_AWD3TR_HT3_Pos) /*!< 0x02000000 */ macro
1301 #define ADC_TR3_HT3_9 ADC_AWD3TR_HT3_9
Dstm32g031xx.h1293 #define ADC_AWD3TR_HT3_9 (0x200UL << ADC_AWD3TR_HT3_Pos) /*!< 0x02000000 */ macro
1322 #define ADC_TR3_HT3_9 ADC_AWD3TR_HT3_9
Dstm32g041xx.h1340 #define ADC_AWD3TR_HT3_9 (0x200UL << ADC_AWD3TR_HT3_Pos) /*!< 0x02000000 */ macro
1369 #define ADC_TR3_HT3_9 ADC_AWD3TR_HT3_9
Dstm32g051xx.h1356 #define ADC_AWD3TR_HT3_9 (0x200UL << ADC_AWD3TR_HT3_Pos) /*!< 0x02000000 */ macro
1385 #define ADC_TR3_HT3_9 ADC_AWD3TR_HT3_9
Dstm32g061xx.h1403 #define ADC_AWD3TR_HT3_9 (0x200UL << ADC_AWD3TR_HT3_Pos) /*!< 0x02000000 */ macro
1432 #define ADC_TR3_HT3_9 ADC_AWD3TR_HT3_9
Dstm32g071xx.h1405 #define ADC_AWD3TR_HT3_9 (0x200UL << ADC_AWD3TR_HT3_Pos) /*!< 0x02000000 */ macro
1434 #define ADC_TR3_HT3_9 ADC_AWD3TR_HT3_9
Dstm32g081xx.h1452 #define ADC_AWD3TR_HT3_9 (0x200UL << ADC_AWD3TR_HT3_Pos) /*!< 0x02000000 */ macro
1481 #define ADC_TR3_HT3_9 ADC_AWD3TR_HT3_9
Dstm32g0b0xx.h1354 #define ADC_AWD3TR_HT3_9 (0x200UL << ADC_AWD3TR_HT3_Pos) /*!< 0x02000000 */ macro
1383 #define ADC_TR3_HT3_9 ADC_AWD3TR_HT3_9
Dstm32g0c1xx.h1619 #define ADC_AWD3TR_HT3_9 (0x200UL << ADC_AWD3TR_HT3_Pos) /*!< 0x02000000 */ macro
1648 #define ADC_TR3_HT3_9 ADC_AWD3TR_HT3_9
Dstm32g0b1xx.h1572 #define ADC_AWD3TR_HT3_9 (0x200UL << ADC_AWD3TR_HT3_Pos) /*!< 0x02000000 */ macro
1601 #define ADC_TR3_HT3_9 ADC_AWD3TR_HT3_9
/hal_stm32-latest/stm32cube/stm32wlxx/soc/
Dstm32wle4xx.h1576 #define ADC_AWD3TR_HT3_9 (0x200UL << ADC_AWD3TR_HT3_Pos) /*!< 0x02000000 */ macro
1605 #define ADC_TR3_HT3_9 ADC_AWD3TR_HT3_9
Dstm32wle5xx.h1576 #define ADC_AWD3TR_HT3_9 (0x200UL << ADC_AWD3TR_HT3_Pos) /*!< 0x02000000 */ macro
1605 #define ADC_TR3_HT3_9 ADC_AWD3TR_HT3_9
Dstm32wl5mxx.h1758 #define ADC_AWD3TR_HT3_9 (0x200UL << ADC_AWD3TR_HT3_Pos) /*!< 0x02000000 */ macro
1787 #define ADC_TR3_HT3_9 ADC_AWD3TR_HT3_9
Dstm32wl54xx.h1758 #define ADC_AWD3TR_HT3_9 (0x200UL << ADC_AWD3TR_HT3_Pos) /*!< 0x02000000 */ macro
1787 #define ADC_TR3_HT3_9 ADC_AWD3TR_HT3_9
Dstm32wl55xx.h1758 #define ADC_AWD3TR_HT3_9 (0x200UL << ADC_AWD3TR_HT3_Pos) /*!< 0x02000000 */ macro
1787 #define ADC_TR3_HT3_9 ADC_AWD3TR_HT3_9
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h1637 #define ADC_AWD3TR_HT3_9 (0x200UL << ADC_AWD3TR_HT3_Pos) /*!< 0x02000000 */ macro
Dstm32wba52xx.h2118 #define ADC_AWD3TR_HT3_9 (0x200UL << ADC_AWD3TR_HT3_Pos) /*!< 0x02000000 */ macro
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h1449 #define ADC_AWD3TR_HT3_9 (0x200UL << ADC_AWD3TR_HT3_Pos) /*!< 0x02000000 */ macro
Dstm32u083xx.h1602 #define ADC_AWD3TR_HT3_9 (0x200UL << ADC_AWD3TR_HT3_Pos) /*!< 0x02000000 */ macro
Dstm32u073xx.h1566 #define ADC_AWD3TR_HT3_9 (0x200UL << ADC_AWD3TR_HT3_Pos) /*!< 0x02000000 */ macro

12