Home
last modified time | relevance | path

Searched refs:ADC_AWD3TR_HT3_6 (Results 1 – 25 of 40) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c011xx.h1214 #define ADC_AWD3TR_HT3_6 (0x040UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00400000 */ macro
1243 #define ADC_TR3_HT3_6 ADC_AWD3TR_HT3_6
Dstm32c031xx.h1218 #define ADC_AWD3TR_HT3_6 (0x040UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00400000 */ macro
1247 #define ADC_TR3_HT3_6 ADC_AWD3TR_HT3_6
Dstm32c071xx.h1295 #define ADC_AWD3TR_HT3_6 (0x040UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00400000 */ macro
1324 #define ADC_TR3_HT3_6 ADC_AWD3TR_HT3_6
/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g030xx.h1247 #define ADC_AWD3TR_HT3_6 (0x040UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00400000 */ macro
1276 #define ADC_TR3_HT3_6 ADC_AWD3TR_HT3_6
Dstm32g050xx.h1266 #define ADC_AWD3TR_HT3_6 (0x040UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00400000 */ macro
1295 #define ADC_TR3_HT3_6 ADC_AWD3TR_HT3_6
Dstm32g070xx.h1269 #define ADC_AWD3TR_HT3_6 (0x040UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00400000 */ macro
1298 #define ADC_TR3_HT3_6 ADC_AWD3TR_HT3_6
Dstm32g031xx.h1290 #define ADC_AWD3TR_HT3_6 (0x040UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00400000 */ macro
1319 #define ADC_TR3_HT3_6 ADC_AWD3TR_HT3_6
Dstm32g041xx.h1337 #define ADC_AWD3TR_HT3_6 (0x040UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00400000 */ macro
1366 #define ADC_TR3_HT3_6 ADC_AWD3TR_HT3_6
Dstm32g051xx.h1353 #define ADC_AWD3TR_HT3_6 (0x040UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00400000 */ macro
1382 #define ADC_TR3_HT3_6 ADC_AWD3TR_HT3_6
Dstm32g061xx.h1400 #define ADC_AWD3TR_HT3_6 (0x040UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00400000 */ macro
1429 #define ADC_TR3_HT3_6 ADC_AWD3TR_HT3_6
Dstm32g071xx.h1402 #define ADC_AWD3TR_HT3_6 (0x040UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00400000 */ macro
1431 #define ADC_TR3_HT3_6 ADC_AWD3TR_HT3_6
Dstm32g081xx.h1449 #define ADC_AWD3TR_HT3_6 (0x040UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00400000 */ macro
1478 #define ADC_TR3_HT3_6 ADC_AWD3TR_HT3_6
Dstm32g0b0xx.h1351 #define ADC_AWD3TR_HT3_6 (0x040UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00400000 */ macro
1380 #define ADC_TR3_HT3_6 ADC_AWD3TR_HT3_6
Dstm32g0c1xx.h1616 #define ADC_AWD3TR_HT3_6 (0x040UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00400000 */ macro
1645 #define ADC_TR3_HT3_6 ADC_AWD3TR_HT3_6
Dstm32g0b1xx.h1569 #define ADC_AWD3TR_HT3_6 (0x040UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00400000 */ macro
1598 #define ADC_TR3_HT3_6 ADC_AWD3TR_HT3_6
/hal_stm32-latest/stm32cube/stm32wlxx/soc/
Dstm32wle4xx.h1573 #define ADC_AWD3TR_HT3_6 (0x040UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00400000 */ macro
1602 #define ADC_TR3_HT3_6 ADC_AWD3TR_HT3_6
Dstm32wle5xx.h1573 #define ADC_AWD3TR_HT3_6 (0x040UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00400000 */ macro
1602 #define ADC_TR3_HT3_6 ADC_AWD3TR_HT3_6
Dstm32wl5mxx.h1755 #define ADC_AWD3TR_HT3_6 (0x040UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00400000 */ macro
1784 #define ADC_TR3_HT3_6 ADC_AWD3TR_HT3_6
Dstm32wl54xx.h1755 #define ADC_AWD3TR_HT3_6 (0x040UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00400000 */ macro
1784 #define ADC_TR3_HT3_6 ADC_AWD3TR_HT3_6
Dstm32wl55xx.h1755 #define ADC_AWD3TR_HT3_6 (0x040UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00400000 */ macro
1784 #define ADC_TR3_HT3_6 ADC_AWD3TR_HT3_6
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h1634 #define ADC_AWD3TR_HT3_6 (0x040UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00400000 */ macro
Dstm32wba52xx.h2115 #define ADC_AWD3TR_HT3_6 (0x040UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00400000 */ macro
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h1446 #define ADC_AWD3TR_HT3_6 (0x040UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00400000 */ macro
Dstm32u083xx.h1599 #define ADC_AWD3TR_HT3_6 (0x040UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00400000 */ macro
Dstm32u073xx.h1563 #define ADC_AWD3TR_HT3_6 (0x040UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00400000 */ macro

12