Home
last modified time | relevance | path

Searched refs:ADC_AWD3TR_HT3_5 (Results 1 – 25 of 40) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c011xx.h1213 #define ADC_AWD3TR_HT3_5 (0x020UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00200000 */ macro
1242 #define ADC_TR3_HT3_5 ADC_AWD3TR_HT3_5
Dstm32c031xx.h1217 #define ADC_AWD3TR_HT3_5 (0x020UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00200000 */ macro
1246 #define ADC_TR3_HT3_5 ADC_AWD3TR_HT3_5
Dstm32c071xx.h1294 #define ADC_AWD3TR_HT3_5 (0x020UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00200000 */ macro
1323 #define ADC_TR3_HT3_5 ADC_AWD3TR_HT3_5
/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g030xx.h1246 #define ADC_AWD3TR_HT3_5 (0x020UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00200000 */ macro
1275 #define ADC_TR3_HT3_5 ADC_AWD3TR_HT3_5
Dstm32g050xx.h1265 #define ADC_AWD3TR_HT3_5 (0x020UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00200000 */ macro
1294 #define ADC_TR3_HT3_5 ADC_AWD3TR_HT3_5
Dstm32g070xx.h1268 #define ADC_AWD3TR_HT3_5 (0x020UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00200000 */ macro
1297 #define ADC_TR3_HT3_5 ADC_AWD3TR_HT3_5
Dstm32g031xx.h1289 #define ADC_AWD3TR_HT3_5 (0x020UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00200000 */ macro
1318 #define ADC_TR3_HT3_5 ADC_AWD3TR_HT3_5
Dstm32g041xx.h1336 #define ADC_AWD3TR_HT3_5 (0x020UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00200000 */ macro
1365 #define ADC_TR3_HT3_5 ADC_AWD3TR_HT3_5
Dstm32g051xx.h1352 #define ADC_AWD3TR_HT3_5 (0x020UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00200000 */ macro
1381 #define ADC_TR3_HT3_5 ADC_AWD3TR_HT3_5
Dstm32g061xx.h1399 #define ADC_AWD3TR_HT3_5 (0x020UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00200000 */ macro
1428 #define ADC_TR3_HT3_5 ADC_AWD3TR_HT3_5
Dstm32g071xx.h1401 #define ADC_AWD3TR_HT3_5 (0x020UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00200000 */ macro
1430 #define ADC_TR3_HT3_5 ADC_AWD3TR_HT3_5
Dstm32g081xx.h1448 #define ADC_AWD3TR_HT3_5 (0x020UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00200000 */ macro
1477 #define ADC_TR3_HT3_5 ADC_AWD3TR_HT3_5
Dstm32g0b0xx.h1350 #define ADC_AWD3TR_HT3_5 (0x020UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00200000 */ macro
1379 #define ADC_TR3_HT3_5 ADC_AWD3TR_HT3_5
Dstm32g0c1xx.h1615 #define ADC_AWD3TR_HT3_5 (0x020UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00200000 */ macro
1644 #define ADC_TR3_HT3_5 ADC_AWD3TR_HT3_5
Dstm32g0b1xx.h1568 #define ADC_AWD3TR_HT3_5 (0x020UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00200000 */ macro
1597 #define ADC_TR3_HT3_5 ADC_AWD3TR_HT3_5
/hal_stm32-latest/stm32cube/stm32wlxx/soc/
Dstm32wle4xx.h1572 #define ADC_AWD3TR_HT3_5 (0x020UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00200000 */ macro
1601 #define ADC_TR3_HT3_5 ADC_AWD3TR_HT3_5
Dstm32wle5xx.h1572 #define ADC_AWD3TR_HT3_5 (0x020UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00200000 */ macro
1601 #define ADC_TR3_HT3_5 ADC_AWD3TR_HT3_5
Dstm32wl5mxx.h1754 #define ADC_AWD3TR_HT3_5 (0x020UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00200000 */ macro
1783 #define ADC_TR3_HT3_5 ADC_AWD3TR_HT3_5
Dstm32wl54xx.h1754 #define ADC_AWD3TR_HT3_5 (0x020UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00200000 */ macro
1783 #define ADC_TR3_HT3_5 ADC_AWD3TR_HT3_5
Dstm32wl55xx.h1754 #define ADC_AWD3TR_HT3_5 (0x020UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00200000 */ macro
1783 #define ADC_TR3_HT3_5 ADC_AWD3TR_HT3_5
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h1633 #define ADC_AWD3TR_HT3_5 (0x020UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00200000 */ macro
Dstm32wba52xx.h2114 #define ADC_AWD3TR_HT3_5 (0x020UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00200000 */ macro
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h1445 #define ADC_AWD3TR_HT3_5 (0x020UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00200000 */ macro
Dstm32u083xx.h1598 #define ADC_AWD3TR_HT3_5 (0x020UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00200000 */ macro
Dstm32u073xx.h1562 #define ADC_AWD3TR_HT3_5 (0x020UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00200000 */ macro

12