Home
last modified time | relevance | path

Searched refs:ADC_AWD3TR_HT3_4 (Results 1 – 25 of 40) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c011xx.h1212 #define ADC_AWD3TR_HT3_4 (0x010UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00100000 */ macro
1241 #define ADC_TR3_HT3_4 ADC_AWD3TR_HT3_4
Dstm32c031xx.h1216 #define ADC_AWD3TR_HT3_4 (0x010UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00100000 */ macro
1245 #define ADC_TR3_HT3_4 ADC_AWD3TR_HT3_4
Dstm32c071xx.h1293 #define ADC_AWD3TR_HT3_4 (0x010UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00100000 */ macro
1322 #define ADC_TR3_HT3_4 ADC_AWD3TR_HT3_4
/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g030xx.h1245 #define ADC_AWD3TR_HT3_4 (0x010UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00100000 */ macro
1274 #define ADC_TR3_HT3_4 ADC_AWD3TR_HT3_4
Dstm32g050xx.h1264 #define ADC_AWD3TR_HT3_4 (0x010UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00100000 */ macro
1293 #define ADC_TR3_HT3_4 ADC_AWD3TR_HT3_4
Dstm32g070xx.h1267 #define ADC_AWD3TR_HT3_4 (0x010UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00100000 */ macro
1296 #define ADC_TR3_HT3_4 ADC_AWD3TR_HT3_4
Dstm32g031xx.h1288 #define ADC_AWD3TR_HT3_4 (0x010UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00100000 */ macro
1317 #define ADC_TR3_HT3_4 ADC_AWD3TR_HT3_4
Dstm32g041xx.h1335 #define ADC_AWD3TR_HT3_4 (0x010UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00100000 */ macro
1364 #define ADC_TR3_HT3_4 ADC_AWD3TR_HT3_4
Dstm32g051xx.h1351 #define ADC_AWD3TR_HT3_4 (0x010UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00100000 */ macro
1380 #define ADC_TR3_HT3_4 ADC_AWD3TR_HT3_4
Dstm32g061xx.h1398 #define ADC_AWD3TR_HT3_4 (0x010UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00100000 */ macro
1427 #define ADC_TR3_HT3_4 ADC_AWD3TR_HT3_4
Dstm32g071xx.h1400 #define ADC_AWD3TR_HT3_4 (0x010UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00100000 */ macro
1429 #define ADC_TR3_HT3_4 ADC_AWD3TR_HT3_4
Dstm32g081xx.h1447 #define ADC_AWD3TR_HT3_4 (0x010UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00100000 */ macro
1476 #define ADC_TR3_HT3_4 ADC_AWD3TR_HT3_4
Dstm32g0b0xx.h1349 #define ADC_AWD3TR_HT3_4 (0x010UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00100000 */ macro
1378 #define ADC_TR3_HT3_4 ADC_AWD3TR_HT3_4
Dstm32g0c1xx.h1614 #define ADC_AWD3TR_HT3_4 (0x010UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00100000 */ macro
1643 #define ADC_TR3_HT3_4 ADC_AWD3TR_HT3_4
Dstm32g0b1xx.h1567 #define ADC_AWD3TR_HT3_4 (0x010UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00100000 */ macro
1596 #define ADC_TR3_HT3_4 ADC_AWD3TR_HT3_4
/hal_stm32-latest/stm32cube/stm32wlxx/soc/
Dstm32wle4xx.h1571 #define ADC_AWD3TR_HT3_4 (0x010UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00100000 */ macro
1600 #define ADC_TR3_HT3_4 ADC_AWD3TR_HT3_4
Dstm32wle5xx.h1571 #define ADC_AWD3TR_HT3_4 (0x010UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00100000 */ macro
1600 #define ADC_TR3_HT3_4 ADC_AWD3TR_HT3_4
Dstm32wl5mxx.h1753 #define ADC_AWD3TR_HT3_4 (0x010UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00100000 */ macro
1782 #define ADC_TR3_HT3_4 ADC_AWD3TR_HT3_4
Dstm32wl54xx.h1753 #define ADC_AWD3TR_HT3_4 (0x010UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00100000 */ macro
1782 #define ADC_TR3_HT3_4 ADC_AWD3TR_HT3_4
Dstm32wl55xx.h1753 #define ADC_AWD3TR_HT3_4 (0x010UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00100000 */ macro
1782 #define ADC_TR3_HT3_4 ADC_AWD3TR_HT3_4
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h1632 #define ADC_AWD3TR_HT3_4 (0x010UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00100000 */ macro
Dstm32wba52xx.h2113 #define ADC_AWD3TR_HT3_4 (0x010UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00100000 */ macro
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h1444 #define ADC_AWD3TR_HT3_4 (0x010UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00100000 */ macro
Dstm32u083xx.h1597 #define ADC_AWD3TR_HT3_4 (0x010UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00100000 */ macro
Dstm32u073xx.h1561 #define ADC_AWD3TR_HT3_4 (0x010UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00100000 */ macro

12