Home
last modified time | relevance | path

Searched refs:ADC_AWD3TR_HT3_3 (Results 1 – 25 of 40) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c011xx.h1211 #define ADC_AWD3TR_HT3_3 (0x008UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00080000 */ macro
1240 #define ADC_TR3_HT3_3 ADC_AWD3TR_HT3_3
Dstm32c031xx.h1215 #define ADC_AWD3TR_HT3_3 (0x008UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00080000 */ macro
1244 #define ADC_TR3_HT3_3 ADC_AWD3TR_HT3_3
Dstm32c071xx.h1292 #define ADC_AWD3TR_HT3_3 (0x008UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00080000 */ macro
1321 #define ADC_TR3_HT3_3 ADC_AWD3TR_HT3_3
/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g030xx.h1244 #define ADC_AWD3TR_HT3_3 (0x008UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00080000 */ macro
1273 #define ADC_TR3_HT3_3 ADC_AWD3TR_HT3_3
Dstm32g050xx.h1263 #define ADC_AWD3TR_HT3_3 (0x008UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00080000 */ macro
1292 #define ADC_TR3_HT3_3 ADC_AWD3TR_HT3_3
Dstm32g070xx.h1266 #define ADC_AWD3TR_HT3_3 (0x008UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00080000 */ macro
1295 #define ADC_TR3_HT3_3 ADC_AWD3TR_HT3_3
Dstm32g031xx.h1287 #define ADC_AWD3TR_HT3_3 (0x008UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00080000 */ macro
1316 #define ADC_TR3_HT3_3 ADC_AWD3TR_HT3_3
Dstm32g041xx.h1334 #define ADC_AWD3TR_HT3_3 (0x008UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00080000 */ macro
1363 #define ADC_TR3_HT3_3 ADC_AWD3TR_HT3_3
Dstm32g051xx.h1350 #define ADC_AWD3TR_HT3_3 (0x008UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00080000 */ macro
1379 #define ADC_TR3_HT3_3 ADC_AWD3TR_HT3_3
Dstm32g061xx.h1397 #define ADC_AWD3TR_HT3_3 (0x008UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00080000 */ macro
1426 #define ADC_TR3_HT3_3 ADC_AWD3TR_HT3_3
Dstm32g071xx.h1399 #define ADC_AWD3TR_HT3_3 (0x008UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00080000 */ macro
1428 #define ADC_TR3_HT3_3 ADC_AWD3TR_HT3_3
Dstm32g081xx.h1446 #define ADC_AWD3TR_HT3_3 (0x008UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00080000 */ macro
1475 #define ADC_TR3_HT3_3 ADC_AWD3TR_HT3_3
Dstm32g0b0xx.h1348 #define ADC_AWD3TR_HT3_3 (0x008UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00080000 */ macro
1377 #define ADC_TR3_HT3_3 ADC_AWD3TR_HT3_3
Dstm32g0c1xx.h1613 #define ADC_AWD3TR_HT3_3 (0x008UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00080000 */ macro
1642 #define ADC_TR3_HT3_3 ADC_AWD3TR_HT3_3
Dstm32g0b1xx.h1566 #define ADC_AWD3TR_HT3_3 (0x008UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00080000 */ macro
1595 #define ADC_TR3_HT3_3 ADC_AWD3TR_HT3_3
/hal_stm32-latest/stm32cube/stm32wlxx/soc/
Dstm32wle4xx.h1570 #define ADC_AWD3TR_HT3_3 (0x008UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00080000 */ macro
1599 #define ADC_TR3_HT3_3 ADC_AWD3TR_HT3_3
Dstm32wle5xx.h1570 #define ADC_AWD3TR_HT3_3 (0x008UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00080000 */ macro
1599 #define ADC_TR3_HT3_3 ADC_AWD3TR_HT3_3
Dstm32wl5mxx.h1752 #define ADC_AWD3TR_HT3_3 (0x008UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00080000 */ macro
1781 #define ADC_TR3_HT3_3 ADC_AWD3TR_HT3_3
Dstm32wl54xx.h1752 #define ADC_AWD3TR_HT3_3 (0x008UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00080000 */ macro
1781 #define ADC_TR3_HT3_3 ADC_AWD3TR_HT3_3
Dstm32wl55xx.h1752 #define ADC_AWD3TR_HT3_3 (0x008UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00080000 */ macro
1781 #define ADC_TR3_HT3_3 ADC_AWD3TR_HT3_3
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h1631 #define ADC_AWD3TR_HT3_3 (0x008UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00080000 */ macro
Dstm32wba52xx.h2112 #define ADC_AWD3TR_HT3_3 (0x008UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00080000 */ macro
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h1443 #define ADC_AWD3TR_HT3_3 (0x008UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00080000 */ macro
Dstm32u083xx.h1596 #define ADC_AWD3TR_HT3_3 (0x008UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00080000 */ macro
Dstm32u073xx.h1560 #define ADC_AWD3TR_HT3_3 (0x008UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00080000 */ macro

12