Home
last modified time | relevance | path

Searched refs:ADC_AWD3TR_HT3_11 (Results 1 – 25 of 40) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c011xx.h1219 #define ADC_AWD3TR_HT3_11 (0x800UL << ADC_AWD3TR_HT3_Pos) /*!< 0x08000000 */ macro
1248 #define ADC_TR3_HT3_11 ADC_AWD3TR_HT3_11
Dstm32c031xx.h1223 #define ADC_AWD3TR_HT3_11 (0x800UL << ADC_AWD3TR_HT3_Pos) /*!< 0x08000000 */ macro
1252 #define ADC_TR3_HT3_11 ADC_AWD3TR_HT3_11
Dstm32c071xx.h1300 #define ADC_AWD3TR_HT3_11 (0x800UL << ADC_AWD3TR_HT3_Pos) /*!< 0x08000000 */ macro
1329 #define ADC_TR3_HT3_11 ADC_AWD3TR_HT3_11
/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g030xx.h1252 #define ADC_AWD3TR_HT3_11 (0x800UL << ADC_AWD3TR_HT3_Pos) /*!< 0x08000000 */ macro
1281 #define ADC_TR3_HT3_11 ADC_AWD3TR_HT3_11
Dstm32g050xx.h1271 #define ADC_AWD3TR_HT3_11 (0x800UL << ADC_AWD3TR_HT3_Pos) /*!< 0x08000000 */ macro
1300 #define ADC_TR3_HT3_11 ADC_AWD3TR_HT3_11
Dstm32g070xx.h1274 #define ADC_AWD3TR_HT3_11 (0x800UL << ADC_AWD3TR_HT3_Pos) /*!< 0x08000000 */ macro
1303 #define ADC_TR3_HT3_11 ADC_AWD3TR_HT3_11
Dstm32g031xx.h1295 #define ADC_AWD3TR_HT3_11 (0x800UL << ADC_AWD3TR_HT3_Pos) /*!< 0x08000000 */ macro
1324 #define ADC_TR3_HT3_11 ADC_AWD3TR_HT3_11
Dstm32g041xx.h1342 #define ADC_AWD3TR_HT3_11 (0x800UL << ADC_AWD3TR_HT3_Pos) /*!< 0x08000000 */ macro
1371 #define ADC_TR3_HT3_11 ADC_AWD3TR_HT3_11
Dstm32g051xx.h1358 #define ADC_AWD3TR_HT3_11 (0x800UL << ADC_AWD3TR_HT3_Pos) /*!< 0x08000000 */ macro
1387 #define ADC_TR3_HT3_11 ADC_AWD3TR_HT3_11
Dstm32g061xx.h1405 #define ADC_AWD3TR_HT3_11 (0x800UL << ADC_AWD3TR_HT3_Pos) /*!< 0x08000000 */ macro
1434 #define ADC_TR3_HT3_11 ADC_AWD3TR_HT3_11
Dstm32g071xx.h1407 #define ADC_AWD3TR_HT3_11 (0x800UL << ADC_AWD3TR_HT3_Pos) /*!< 0x08000000 */ macro
1436 #define ADC_TR3_HT3_11 ADC_AWD3TR_HT3_11
Dstm32g081xx.h1454 #define ADC_AWD3TR_HT3_11 (0x800UL << ADC_AWD3TR_HT3_Pos) /*!< 0x08000000 */ macro
1483 #define ADC_TR3_HT3_11 ADC_AWD3TR_HT3_11
Dstm32g0b0xx.h1356 #define ADC_AWD3TR_HT3_11 (0x800UL << ADC_AWD3TR_HT3_Pos) /*!< 0x08000000 */ macro
1385 #define ADC_TR3_HT3_11 ADC_AWD3TR_HT3_11
Dstm32g0c1xx.h1621 #define ADC_AWD3TR_HT3_11 (0x800UL << ADC_AWD3TR_HT3_Pos) /*!< 0x08000000 */ macro
1650 #define ADC_TR3_HT3_11 ADC_AWD3TR_HT3_11
Dstm32g0b1xx.h1574 #define ADC_AWD3TR_HT3_11 (0x800UL << ADC_AWD3TR_HT3_Pos) /*!< 0x08000000 */ macro
1603 #define ADC_TR3_HT3_11 ADC_AWD3TR_HT3_11
/hal_stm32-latest/stm32cube/stm32wlxx/soc/
Dstm32wle4xx.h1578 #define ADC_AWD3TR_HT3_11 (0x800UL << ADC_AWD3TR_HT3_Pos) /*!< 0x08000000 */ macro
1607 #define ADC_TR3_HT3_11 ADC_AWD3TR_HT3_11
Dstm32wle5xx.h1578 #define ADC_AWD3TR_HT3_11 (0x800UL << ADC_AWD3TR_HT3_Pos) /*!< 0x08000000 */ macro
1607 #define ADC_TR3_HT3_11 ADC_AWD3TR_HT3_11
Dstm32wl5mxx.h1760 #define ADC_AWD3TR_HT3_11 (0x800UL << ADC_AWD3TR_HT3_Pos) /*!< 0x08000000 */ macro
1789 #define ADC_TR3_HT3_11 ADC_AWD3TR_HT3_11
Dstm32wl54xx.h1760 #define ADC_AWD3TR_HT3_11 (0x800UL << ADC_AWD3TR_HT3_Pos) /*!< 0x08000000 */ macro
1789 #define ADC_TR3_HT3_11 ADC_AWD3TR_HT3_11
Dstm32wl55xx.h1760 #define ADC_AWD3TR_HT3_11 (0x800UL << ADC_AWD3TR_HT3_Pos) /*!< 0x08000000 */ macro
1789 #define ADC_TR3_HT3_11 ADC_AWD3TR_HT3_11
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h1639 #define ADC_AWD3TR_HT3_11 (0x800UL << ADC_AWD3TR_HT3_Pos) /*!< 0x08000000 */ macro
Dstm32wba52xx.h2120 #define ADC_AWD3TR_HT3_11 (0x800UL << ADC_AWD3TR_HT3_Pos) /*!< 0x08000000 */ macro
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h1451 #define ADC_AWD3TR_HT3_11 (0x800UL << ADC_AWD3TR_HT3_Pos) /*!< 0x08000000 */ macro
Dstm32u083xx.h1604 #define ADC_AWD3TR_HT3_11 (0x800UL << ADC_AWD3TR_HT3_Pos) /*!< 0x08000000 */ macro
Dstm32u073xx.h1568 #define ADC_AWD3TR_HT3_11 (0x800UL << ADC_AWD3TR_HT3_Pos) /*!< 0x08000000 */ macro

12