Home
last modified time | relevance | path

Searched refs:ADC_AWD3TR_HT3_0 (Results 1 – 25 of 40) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c011xx.h1208 #define ADC_AWD3TR_HT3_0 (0x001UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00010000 */ macro
1237 #define ADC_TR3_HT3_0 ADC_AWD3TR_HT3_0
Dstm32c031xx.h1212 #define ADC_AWD3TR_HT3_0 (0x001UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00010000 */ macro
1241 #define ADC_TR3_HT3_0 ADC_AWD3TR_HT3_0
Dstm32c071xx.h1289 #define ADC_AWD3TR_HT3_0 (0x001UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00010000 */ macro
1318 #define ADC_TR3_HT3_0 ADC_AWD3TR_HT3_0
/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g030xx.h1241 #define ADC_AWD3TR_HT3_0 (0x001UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00010000 */ macro
1270 #define ADC_TR3_HT3_0 ADC_AWD3TR_HT3_0
Dstm32g050xx.h1260 #define ADC_AWD3TR_HT3_0 (0x001UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00010000 */ macro
1289 #define ADC_TR3_HT3_0 ADC_AWD3TR_HT3_0
Dstm32g070xx.h1263 #define ADC_AWD3TR_HT3_0 (0x001UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00010000 */ macro
1292 #define ADC_TR3_HT3_0 ADC_AWD3TR_HT3_0
Dstm32g031xx.h1284 #define ADC_AWD3TR_HT3_0 (0x001UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00010000 */ macro
1313 #define ADC_TR3_HT3_0 ADC_AWD3TR_HT3_0
Dstm32g041xx.h1331 #define ADC_AWD3TR_HT3_0 (0x001UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00010000 */ macro
1360 #define ADC_TR3_HT3_0 ADC_AWD3TR_HT3_0
Dstm32g051xx.h1347 #define ADC_AWD3TR_HT3_0 (0x001UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00010000 */ macro
1376 #define ADC_TR3_HT3_0 ADC_AWD3TR_HT3_0
Dstm32g061xx.h1394 #define ADC_AWD3TR_HT3_0 (0x001UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00010000 */ macro
1423 #define ADC_TR3_HT3_0 ADC_AWD3TR_HT3_0
Dstm32g071xx.h1396 #define ADC_AWD3TR_HT3_0 (0x001UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00010000 */ macro
1425 #define ADC_TR3_HT3_0 ADC_AWD3TR_HT3_0
Dstm32g081xx.h1443 #define ADC_AWD3TR_HT3_0 (0x001UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00010000 */ macro
1472 #define ADC_TR3_HT3_0 ADC_AWD3TR_HT3_0
Dstm32g0b0xx.h1345 #define ADC_AWD3TR_HT3_0 (0x001UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00010000 */ macro
1374 #define ADC_TR3_HT3_0 ADC_AWD3TR_HT3_0
Dstm32g0c1xx.h1610 #define ADC_AWD3TR_HT3_0 (0x001UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00010000 */ macro
1639 #define ADC_TR3_HT3_0 ADC_AWD3TR_HT3_0
Dstm32g0b1xx.h1563 #define ADC_AWD3TR_HT3_0 (0x001UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00010000 */ macro
1592 #define ADC_TR3_HT3_0 ADC_AWD3TR_HT3_0
/hal_stm32-latest/stm32cube/stm32wlxx/soc/
Dstm32wle4xx.h1567 #define ADC_AWD3TR_HT3_0 (0x001UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00010000 */ macro
1596 #define ADC_TR3_HT3_0 ADC_AWD3TR_HT3_0
Dstm32wle5xx.h1567 #define ADC_AWD3TR_HT3_0 (0x001UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00010000 */ macro
1596 #define ADC_TR3_HT3_0 ADC_AWD3TR_HT3_0
Dstm32wl5mxx.h1749 #define ADC_AWD3TR_HT3_0 (0x001UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00010000 */ macro
1778 #define ADC_TR3_HT3_0 ADC_AWD3TR_HT3_0
Dstm32wl54xx.h1749 #define ADC_AWD3TR_HT3_0 (0x001UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00010000 */ macro
1778 #define ADC_TR3_HT3_0 ADC_AWD3TR_HT3_0
Dstm32wl55xx.h1749 #define ADC_AWD3TR_HT3_0 (0x001UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00010000 */ macro
1778 #define ADC_TR3_HT3_0 ADC_AWD3TR_HT3_0
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h1628 #define ADC_AWD3TR_HT3_0 (0x001UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00010000 */ macro
Dstm32wba52xx.h2109 #define ADC_AWD3TR_HT3_0 (0x001UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00010000 */ macro
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h1440 #define ADC_AWD3TR_HT3_0 (0x001UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00010000 */ macro
Dstm32u083xx.h1593 #define ADC_AWD3TR_HT3_0 (0x001UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00010000 */ macro
Dstm32u073xx.h1557 #define ADC_AWD3TR_HT3_0 (0x001UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00010000 */ macro

12