Home
last modified time | relevance | path

Searched refs:ADC_AWD2TR_LT2_7 (Results 1 – 25 of 40) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c011xx.h995 #define ADC_AWD2TR_LT2_7 (0x080UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000080 */ macro
1026 #define ADC_TR2_LT2_7 ADC_AWD2TR_LT2_7
Dstm32c031xx.h999 #define ADC_AWD2TR_LT2_7 (0x080UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000080 */ macro
1030 #define ADC_TR2_LT2_7 ADC_AWD2TR_LT2_7
Dstm32c071xx.h1076 #define ADC_AWD2TR_LT2_7 (0x080UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000080 */ macro
1107 #define ADC_TR2_LT2_7 ADC_AWD2TR_LT2_7
/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g030xx.h1040 #define ADC_AWD2TR_LT2_7 (0x080UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000080 */ macro
1071 #define ADC_TR2_LT2_7 ADC_AWD2TR_LT2_7
Dstm32g050xx.h1059 #define ADC_AWD2TR_LT2_7 (0x080UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000080 */ macro
1090 #define ADC_TR2_LT2_7 ADC_AWD2TR_LT2_7
Dstm32g070xx.h1062 #define ADC_AWD2TR_LT2_7 (0x080UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000080 */ macro
1093 #define ADC_TR2_LT2_7 ADC_AWD2TR_LT2_7
Dstm32g031xx.h1083 #define ADC_AWD2TR_LT2_7 (0x080UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000080 */ macro
1114 #define ADC_TR2_LT2_7 ADC_AWD2TR_LT2_7
Dstm32g041xx.h1130 #define ADC_AWD2TR_LT2_7 (0x080UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000080 */ macro
1161 #define ADC_TR2_LT2_7 ADC_AWD2TR_LT2_7
Dstm32g051xx.h1146 #define ADC_AWD2TR_LT2_7 (0x080UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000080 */ macro
1177 #define ADC_TR2_LT2_7 ADC_AWD2TR_LT2_7
Dstm32g061xx.h1193 #define ADC_AWD2TR_LT2_7 (0x080UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000080 */ macro
1224 #define ADC_TR2_LT2_7 ADC_AWD2TR_LT2_7
Dstm32g071xx.h1195 #define ADC_AWD2TR_LT2_7 (0x080UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000080 */ macro
1226 #define ADC_TR2_LT2_7 ADC_AWD2TR_LT2_7
Dstm32g081xx.h1242 #define ADC_AWD2TR_LT2_7 (0x080UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000080 */ macro
1273 #define ADC_TR2_LT2_7 ADC_AWD2TR_LT2_7
Dstm32g0b0xx.h1144 #define ADC_AWD2TR_LT2_7 (0x080UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000080 */ macro
1175 #define ADC_TR2_LT2_7 ADC_AWD2TR_LT2_7
Dstm32g0c1xx.h1409 #define ADC_AWD2TR_LT2_7 (0x080UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000080 */ macro
1440 #define ADC_TR2_LT2_7 ADC_AWD2TR_LT2_7
Dstm32g0b1xx.h1362 #define ADC_AWD2TR_LT2_7 (0x080UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000080 */ macro
1393 #define ADC_TR2_LT2_7 ADC_AWD2TR_LT2_7
/hal_stm32-latest/stm32cube/stm32wlxx/soc/
Dstm32wle4xx.h1369 #define ADC_AWD2TR_LT2_7 (0x080UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000080 */ macro
1400 #define ADC_TR2_LT2_7 ADC_AWD2TR_LT2_7
Dstm32wle5xx.h1369 #define ADC_AWD2TR_LT2_7 (0x080UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000080 */ macro
1400 #define ADC_TR2_LT2_7 ADC_AWD2TR_LT2_7
Dstm32wl5mxx.h1551 #define ADC_AWD2TR_LT2_7 (0x080UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000080 */ macro
1582 #define ADC_TR2_LT2_7 ADC_AWD2TR_LT2_7
Dstm32wl54xx.h1551 #define ADC_AWD2TR_LT2_7 (0x080UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000080 */ macro
1582 #define ADC_TR2_LT2_7 ADC_AWD2TR_LT2_7
Dstm32wl55xx.h1551 #define ADC_AWD2TR_LT2_7 (0x080UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000080 */ macro
1582 #define ADC_TR2_LT2_7 ADC_AWD2TR_LT2_7
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h1459 #define ADC_AWD2TR_LT2_7 (0x080UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000080 */ macro
Dstm32wba52xx.h1940 #define ADC_AWD2TR_LT2_7 (0x080UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000080 */ macro
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h1256 #define ADC_AWD2TR_LT2_7 (0x080UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000080 */ macro
Dstm32u083xx.h1409 #define ADC_AWD2TR_LT2_7 (0x080UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000080 */ macro
Dstm32u073xx.h1373 #define ADC_AWD2TR_LT2_7 (0x080UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000080 */ macro

12