Home
last modified time | relevance | path

Searched refs:ADC_AWD2TR_LT2_4 (Results 1 – 25 of 40) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c011xx.h992 #define ADC_AWD2TR_LT2_4 (0x010UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000010 */ macro
1023 #define ADC_TR2_LT2_4 ADC_AWD2TR_LT2_4
Dstm32c031xx.h996 #define ADC_AWD2TR_LT2_4 (0x010UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000010 */ macro
1027 #define ADC_TR2_LT2_4 ADC_AWD2TR_LT2_4
Dstm32c071xx.h1073 #define ADC_AWD2TR_LT2_4 (0x010UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000010 */ macro
1104 #define ADC_TR2_LT2_4 ADC_AWD2TR_LT2_4
/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g030xx.h1037 #define ADC_AWD2TR_LT2_4 (0x010UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000010 */ macro
1068 #define ADC_TR2_LT2_4 ADC_AWD2TR_LT2_4
Dstm32g050xx.h1056 #define ADC_AWD2TR_LT2_4 (0x010UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000010 */ macro
1087 #define ADC_TR2_LT2_4 ADC_AWD2TR_LT2_4
Dstm32g070xx.h1059 #define ADC_AWD2TR_LT2_4 (0x010UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000010 */ macro
1090 #define ADC_TR2_LT2_4 ADC_AWD2TR_LT2_4
Dstm32g031xx.h1080 #define ADC_AWD2TR_LT2_4 (0x010UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000010 */ macro
1111 #define ADC_TR2_LT2_4 ADC_AWD2TR_LT2_4
Dstm32g041xx.h1127 #define ADC_AWD2TR_LT2_4 (0x010UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000010 */ macro
1158 #define ADC_TR2_LT2_4 ADC_AWD2TR_LT2_4
Dstm32g051xx.h1143 #define ADC_AWD2TR_LT2_4 (0x010UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000010 */ macro
1174 #define ADC_TR2_LT2_4 ADC_AWD2TR_LT2_4
Dstm32g061xx.h1190 #define ADC_AWD2TR_LT2_4 (0x010UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000010 */ macro
1221 #define ADC_TR2_LT2_4 ADC_AWD2TR_LT2_4
Dstm32g071xx.h1192 #define ADC_AWD2TR_LT2_4 (0x010UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000010 */ macro
1223 #define ADC_TR2_LT2_4 ADC_AWD2TR_LT2_4
Dstm32g081xx.h1239 #define ADC_AWD2TR_LT2_4 (0x010UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000010 */ macro
1270 #define ADC_TR2_LT2_4 ADC_AWD2TR_LT2_4
Dstm32g0b0xx.h1141 #define ADC_AWD2TR_LT2_4 (0x010UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000010 */ macro
1172 #define ADC_TR2_LT2_4 ADC_AWD2TR_LT2_4
Dstm32g0c1xx.h1406 #define ADC_AWD2TR_LT2_4 (0x010UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000010 */ macro
1437 #define ADC_TR2_LT2_4 ADC_AWD2TR_LT2_4
Dstm32g0b1xx.h1359 #define ADC_AWD2TR_LT2_4 (0x010UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000010 */ macro
1390 #define ADC_TR2_LT2_4 ADC_AWD2TR_LT2_4
/hal_stm32-latest/stm32cube/stm32wlxx/soc/
Dstm32wle4xx.h1366 #define ADC_AWD2TR_LT2_4 (0x010UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000010 */ macro
1397 #define ADC_TR2_LT2_4 ADC_AWD2TR_LT2_4
Dstm32wle5xx.h1366 #define ADC_AWD2TR_LT2_4 (0x010UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000010 */ macro
1397 #define ADC_TR2_LT2_4 ADC_AWD2TR_LT2_4
Dstm32wl5mxx.h1548 #define ADC_AWD2TR_LT2_4 (0x010UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000010 */ macro
1579 #define ADC_TR2_LT2_4 ADC_AWD2TR_LT2_4
Dstm32wl54xx.h1548 #define ADC_AWD2TR_LT2_4 (0x010UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000010 */ macro
1579 #define ADC_TR2_LT2_4 ADC_AWD2TR_LT2_4
Dstm32wl55xx.h1548 #define ADC_AWD2TR_LT2_4 (0x010UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000010 */ macro
1579 #define ADC_TR2_LT2_4 ADC_AWD2TR_LT2_4
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h1456 #define ADC_AWD2TR_LT2_4 (0x010UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000010 */ macro
Dstm32wba52xx.h1937 #define ADC_AWD2TR_LT2_4 (0x010UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000010 */ macro
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h1253 #define ADC_AWD2TR_LT2_4 (0x010UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000010 */ macro
Dstm32u083xx.h1406 #define ADC_AWD2TR_LT2_4 (0x010UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000010 */ macro
Dstm32u073xx.h1370 #define ADC_AWD2TR_LT2_4 (0x010UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000010 */ macro

12