Home
last modified time | relevance | path

Searched refs:ADC_AWD2TR_LT2_1 (Results 1 – 25 of 40) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c011xx.h989 #define ADC_AWD2TR_LT2_1 (0x002UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000002 */ macro
1020 #define ADC_TR2_LT2_1 ADC_AWD2TR_LT2_1
Dstm32c031xx.h993 #define ADC_AWD2TR_LT2_1 (0x002UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000002 */ macro
1024 #define ADC_TR2_LT2_1 ADC_AWD2TR_LT2_1
Dstm32c071xx.h1070 #define ADC_AWD2TR_LT2_1 (0x002UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000002 */ macro
1101 #define ADC_TR2_LT2_1 ADC_AWD2TR_LT2_1
/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g030xx.h1034 #define ADC_AWD2TR_LT2_1 (0x002UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000002 */ macro
1065 #define ADC_TR2_LT2_1 ADC_AWD2TR_LT2_1
Dstm32g050xx.h1053 #define ADC_AWD2TR_LT2_1 (0x002UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000002 */ macro
1084 #define ADC_TR2_LT2_1 ADC_AWD2TR_LT2_1
Dstm32g070xx.h1056 #define ADC_AWD2TR_LT2_1 (0x002UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000002 */ macro
1087 #define ADC_TR2_LT2_1 ADC_AWD2TR_LT2_1
Dstm32g031xx.h1077 #define ADC_AWD2TR_LT2_1 (0x002UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000002 */ macro
1108 #define ADC_TR2_LT2_1 ADC_AWD2TR_LT2_1
Dstm32g041xx.h1124 #define ADC_AWD2TR_LT2_1 (0x002UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000002 */ macro
1155 #define ADC_TR2_LT2_1 ADC_AWD2TR_LT2_1
Dstm32g051xx.h1140 #define ADC_AWD2TR_LT2_1 (0x002UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000002 */ macro
1171 #define ADC_TR2_LT2_1 ADC_AWD2TR_LT2_1
Dstm32g061xx.h1187 #define ADC_AWD2TR_LT2_1 (0x002UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000002 */ macro
1218 #define ADC_TR2_LT2_1 ADC_AWD2TR_LT2_1
Dstm32g071xx.h1189 #define ADC_AWD2TR_LT2_1 (0x002UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000002 */ macro
1220 #define ADC_TR2_LT2_1 ADC_AWD2TR_LT2_1
Dstm32g081xx.h1236 #define ADC_AWD2TR_LT2_1 (0x002UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000002 */ macro
1267 #define ADC_TR2_LT2_1 ADC_AWD2TR_LT2_1
Dstm32g0b0xx.h1138 #define ADC_AWD2TR_LT2_1 (0x002UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000002 */ macro
1169 #define ADC_TR2_LT2_1 ADC_AWD2TR_LT2_1
Dstm32g0c1xx.h1403 #define ADC_AWD2TR_LT2_1 (0x002UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000002 */ macro
1434 #define ADC_TR2_LT2_1 ADC_AWD2TR_LT2_1
Dstm32g0b1xx.h1356 #define ADC_AWD2TR_LT2_1 (0x002UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000002 */ macro
1387 #define ADC_TR2_LT2_1 ADC_AWD2TR_LT2_1
/hal_stm32-latest/stm32cube/stm32wlxx/soc/
Dstm32wle4xx.h1363 #define ADC_AWD2TR_LT2_1 (0x002UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000002 */ macro
1394 #define ADC_TR2_LT2_1 ADC_AWD2TR_LT2_1
Dstm32wle5xx.h1363 #define ADC_AWD2TR_LT2_1 (0x002UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000002 */ macro
1394 #define ADC_TR2_LT2_1 ADC_AWD2TR_LT2_1
Dstm32wl5mxx.h1545 #define ADC_AWD2TR_LT2_1 (0x002UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000002 */ macro
1576 #define ADC_TR2_LT2_1 ADC_AWD2TR_LT2_1
Dstm32wl54xx.h1545 #define ADC_AWD2TR_LT2_1 (0x002UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000002 */ macro
1576 #define ADC_TR2_LT2_1 ADC_AWD2TR_LT2_1
Dstm32wl55xx.h1545 #define ADC_AWD2TR_LT2_1 (0x002UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000002 */ macro
1576 #define ADC_TR2_LT2_1 ADC_AWD2TR_LT2_1
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h1453 #define ADC_AWD2TR_LT2_1 (0x002UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000002 */ macro
Dstm32wba52xx.h1934 #define ADC_AWD2TR_LT2_1 (0x002UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000002 */ macro
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h1250 #define ADC_AWD2TR_LT2_1 (0x002UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000002 */ macro
Dstm32u083xx.h1403 #define ADC_AWD2TR_LT2_1 (0x002UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000002 */ macro
Dstm32u073xx.h1367 #define ADC_AWD2TR_LT2_1 (0x002UL << ADC_AWD2TR_LT2_Pos) /*!< 0x00000002 */ macro

12