Home
last modified time | relevance | path

Searched refs:ADC_AWD2TR_HT2_5 (Results 1 – 25 of 40) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c011xx.h1009 #define ADC_AWD2TR_HT2_5 (0x020UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00200000 */ macro
1038 #define ADC_TR2_HT2_5 ADC_AWD2TR_HT2_5
Dstm32c031xx.h1013 #define ADC_AWD2TR_HT2_5 (0x020UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00200000 */ macro
1042 #define ADC_TR2_HT2_5 ADC_AWD2TR_HT2_5
Dstm32c071xx.h1090 #define ADC_AWD2TR_HT2_5 (0x020UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00200000 */ macro
1119 #define ADC_TR2_HT2_5 ADC_AWD2TR_HT2_5
/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g030xx.h1054 #define ADC_AWD2TR_HT2_5 (0x020UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00200000 */ macro
1083 #define ADC_TR2_HT2_5 ADC_AWD2TR_HT2_5
Dstm32g050xx.h1073 #define ADC_AWD2TR_HT2_5 (0x020UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00200000 */ macro
1102 #define ADC_TR2_HT2_5 ADC_AWD2TR_HT2_5
Dstm32g070xx.h1076 #define ADC_AWD2TR_HT2_5 (0x020UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00200000 */ macro
1105 #define ADC_TR2_HT2_5 ADC_AWD2TR_HT2_5
Dstm32g031xx.h1097 #define ADC_AWD2TR_HT2_5 (0x020UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00200000 */ macro
1126 #define ADC_TR2_HT2_5 ADC_AWD2TR_HT2_5
Dstm32g041xx.h1144 #define ADC_AWD2TR_HT2_5 (0x020UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00200000 */ macro
1173 #define ADC_TR2_HT2_5 ADC_AWD2TR_HT2_5
Dstm32g051xx.h1160 #define ADC_AWD2TR_HT2_5 (0x020UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00200000 */ macro
1189 #define ADC_TR2_HT2_5 ADC_AWD2TR_HT2_5
Dstm32g061xx.h1207 #define ADC_AWD2TR_HT2_5 (0x020UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00200000 */ macro
1236 #define ADC_TR2_HT2_5 ADC_AWD2TR_HT2_5
Dstm32g071xx.h1209 #define ADC_AWD2TR_HT2_5 (0x020UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00200000 */ macro
1238 #define ADC_TR2_HT2_5 ADC_AWD2TR_HT2_5
Dstm32g081xx.h1256 #define ADC_AWD2TR_HT2_5 (0x020UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00200000 */ macro
1285 #define ADC_TR2_HT2_5 ADC_AWD2TR_HT2_5
Dstm32g0b0xx.h1158 #define ADC_AWD2TR_HT2_5 (0x020UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00200000 */ macro
1187 #define ADC_TR2_HT2_5 ADC_AWD2TR_HT2_5
Dstm32g0c1xx.h1423 #define ADC_AWD2TR_HT2_5 (0x020UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00200000 */ macro
1452 #define ADC_TR2_HT2_5 ADC_AWD2TR_HT2_5
Dstm32g0b1xx.h1376 #define ADC_AWD2TR_HT2_5 (0x020UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00200000 */ macro
1405 #define ADC_TR2_HT2_5 ADC_AWD2TR_HT2_5
/hal_stm32-latest/stm32cube/stm32wlxx/soc/
Dstm32wle4xx.h1383 #define ADC_AWD2TR_HT2_5 (0x020UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00200000 */ macro
1412 #define ADC_TR2_HT2_5 ADC_AWD2TR_HT2_5
Dstm32wle5xx.h1383 #define ADC_AWD2TR_HT2_5 (0x020UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00200000 */ macro
1412 #define ADC_TR2_HT2_5 ADC_AWD2TR_HT2_5
Dstm32wl5mxx.h1565 #define ADC_AWD2TR_HT2_5 (0x020UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00200000 */ macro
1594 #define ADC_TR2_HT2_5 ADC_AWD2TR_HT2_5
Dstm32wl54xx.h1565 #define ADC_AWD2TR_HT2_5 (0x020UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00200000 */ macro
1594 #define ADC_TR2_HT2_5 ADC_AWD2TR_HT2_5
Dstm32wl55xx.h1565 #define ADC_AWD2TR_HT2_5 (0x020UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00200000 */ macro
1594 #define ADC_TR2_HT2_5 ADC_AWD2TR_HT2_5
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h1473 #define ADC_AWD2TR_HT2_5 (0x020UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00200000 */ macro
Dstm32wba52xx.h1954 #define ADC_AWD2TR_HT2_5 (0x020UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00200000 */ macro
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h1270 #define ADC_AWD2TR_HT2_5 (0x020UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00200000 */ macro
Dstm32u083xx.h1423 #define ADC_AWD2TR_HT2_5 (0x020UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00200000 */ macro
Dstm32u073xx.h1387 #define ADC_AWD2TR_HT2_5 (0x020UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00200000 */ macro

12