Home
last modified time | relevance | path

Searched refs:ADC_AWD2TR_HT2_4 (Results 1 – 25 of 40) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c011xx.h1008 #define ADC_AWD2TR_HT2_4 (0x010UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00100000 */ macro
1037 #define ADC_TR2_HT2_4 ADC_AWD2TR_HT2_4
Dstm32c031xx.h1012 #define ADC_AWD2TR_HT2_4 (0x010UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00100000 */ macro
1041 #define ADC_TR2_HT2_4 ADC_AWD2TR_HT2_4
Dstm32c071xx.h1089 #define ADC_AWD2TR_HT2_4 (0x010UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00100000 */ macro
1118 #define ADC_TR2_HT2_4 ADC_AWD2TR_HT2_4
/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g030xx.h1053 #define ADC_AWD2TR_HT2_4 (0x010UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00100000 */ macro
1082 #define ADC_TR2_HT2_4 ADC_AWD2TR_HT2_4
Dstm32g050xx.h1072 #define ADC_AWD2TR_HT2_4 (0x010UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00100000 */ macro
1101 #define ADC_TR2_HT2_4 ADC_AWD2TR_HT2_4
Dstm32g070xx.h1075 #define ADC_AWD2TR_HT2_4 (0x010UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00100000 */ macro
1104 #define ADC_TR2_HT2_4 ADC_AWD2TR_HT2_4
Dstm32g031xx.h1096 #define ADC_AWD2TR_HT2_4 (0x010UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00100000 */ macro
1125 #define ADC_TR2_HT2_4 ADC_AWD2TR_HT2_4
Dstm32g041xx.h1143 #define ADC_AWD2TR_HT2_4 (0x010UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00100000 */ macro
1172 #define ADC_TR2_HT2_4 ADC_AWD2TR_HT2_4
Dstm32g051xx.h1159 #define ADC_AWD2TR_HT2_4 (0x010UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00100000 */ macro
1188 #define ADC_TR2_HT2_4 ADC_AWD2TR_HT2_4
Dstm32g061xx.h1206 #define ADC_AWD2TR_HT2_4 (0x010UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00100000 */ macro
1235 #define ADC_TR2_HT2_4 ADC_AWD2TR_HT2_4
Dstm32g071xx.h1208 #define ADC_AWD2TR_HT2_4 (0x010UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00100000 */ macro
1237 #define ADC_TR2_HT2_4 ADC_AWD2TR_HT2_4
Dstm32g081xx.h1255 #define ADC_AWD2TR_HT2_4 (0x010UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00100000 */ macro
1284 #define ADC_TR2_HT2_4 ADC_AWD2TR_HT2_4
Dstm32g0b0xx.h1157 #define ADC_AWD2TR_HT2_4 (0x010UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00100000 */ macro
1186 #define ADC_TR2_HT2_4 ADC_AWD2TR_HT2_4
Dstm32g0c1xx.h1422 #define ADC_AWD2TR_HT2_4 (0x010UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00100000 */ macro
1451 #define ADC_TR2_HT2_4 ADC_AWD2TR_HT2_4
Dstm32g0b1xx.h1375 #define ADC_AWD2TR_HT2_4 (0x010UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00100000 */ macro
1404 #define ADC_TR2_HT2_4 ADC_AWD2TR_HT2_4
/hal_stm32-latest/stm32cube/stm32wlxx/soc/
Dstm32wle4xx.h1382 #define ADC_AWD2TR_HT2_4 (0x010UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00100000 */ macro
1411 #define ADC_TR2_HT2_4 ADC_AWD2TR_HT2_4
Dstm32wle5xx.h1382 #define ADC_AWD2TR_HT2_4 (0x010UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00100000 */ macro
1411 #define ADC_TR2_HT2_4 ADC_AWD2TR_HT2_4
Dstm32wl5mxx.h1564 #define ADC_AWD2TR_HT2_4 (0x010UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00100000 */ macro
1593 #define ADC_TR2_HT2_4 ADC_AWD2TR_HT2_4
Dstm32wl54xx.h1564 #define ADC_AWD2TR_HT2_4 (0x010UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00100000 */ macro
1593 #define ADC_TR2_HT2_4 ADC_AWD2TR_HT2_4
Dstm32wl55xx.h1564 #define ADC_AWD2TR_HT2_4 (0x010UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00100000 */ macro
1593 #define ADC_TR2_HT2_4 ADC_AWD2TR_HT2_4
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h1472 #define ADC_AWD2TR_HT2_4 (0x010UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00100000 */ macro
Dstm32wba52xx.h1953 #define ADC_AWD2TR_HT2_4 (0x010UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00100000 */ macro
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h1269 #define ADC_AWD2TR_HT2_4 (0x010UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00100000 */ macro
Dstm32u083xx.h1422 #define ADC_AWD2TR_HT2_4 (0x010UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00100000 */ macro
Dstm32u073xx.h1386 #define ADC_AWD2TR_HT2_4 (0x010UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00100000 */ macro

12