Home
last modified time | relevance | path

Searched refs:ADC_AWD2TR_HT2_3 (Results 1 – 25 of 40) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c011xx.h1007 #define ADC_AWD2TR_HT2_3 (0x008UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00080000 */ macro
1036 #define ADC_TR2_HT2_3 ADC_AWD2TR_HT2_3
Dstm32c031xx.h1011 #define ADC_AWD2TR_HT2_3 (0x008UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00080000 */ macro
1040 #define ADC_TR2_HT2_3 ADC_AWD2TR_HT2_3
Dstm32c071xx.h1088 #define ADC_AWD2TR_HT2_3 (0x008UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00080000 */ macro
1117 #define ADC_TR2_HT2_3 ADC_AWD2TR_HT2_3
/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g030xx.h1052 #define ADC_AWD2TR_HT2_3 (0x008UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00080000 */ macro
1081 #define ADC_TR2_HT2_3 ADC_AWD2TR_HT2_3
Dstm32g050xx.h1071 #define ADC_AWD2TR_HT2_3 (0x008UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00080000 */ macro
1100 #define ADC_TR2_HT2_3 ADC_AWD2TR_HT2_3
Dstm32g070xx.h1074 #define ADC_AWD2TR_HT2_3 (0x008UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00080000 */ macro
1103 #define ADC_TR2_HT2_3 ADC_AWD2TR_HT2_3
Dstm32g031xx.h1095 #define ADC_AWD2TR_HT2_3 (0x008UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00080000 */ macro
1124 #define ADC_TR2_HT2_3 ADC_AWD2TR_HT2_3
Dstm32g041xx.h1142 #define ADC_AWD2TR_HT2_3 (0x008UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00080000 */ macro
1171 #define ADC_TR2_HT2_3 ADC_AWD2TR_HT2_3
Dstm32g051xx.h1158 #define ADC_AWD2TR_HT2_3 (0x008UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00080000 */ macro
1187 #define ADC_TR2_HT2_3 ADC_AWD2TR_HT2_3
Dstm32g061xx.h1205 #define ADC_AWD2TR_HT2_3 (0x008UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00080000 */ macro
1234 #define ADC_TR2_HT2_3 ADC_AWD2TR_HT2_3
Dstm32g071xx.h1207 #define ADC_AWD2TR_HT2_3 (0x008UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00080000 */ macro
1236 #define ADC_TR2_HT2_3 ADC_AWD2TR_HT2_3
Dstm32g081xx.h1254 #define ADC_AWD2TR_HT2_3 (0x008UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00080000 */ macro
1283 #define ADC_TR2_HT2_3 ADC_AWD2TR_HT2_3
Dstm32g0b0xx.h1156 #define ADC_AWD2TR_HT2_3 (0x008UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00080000 */ macro
1185 #define ADC_TR2_HT2_3 ADC_AWD2TR_HT2_3
Dstm32g0c1xx.h1421 #define ADC_AWD2TR_HT2_3 (0x008UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00080000 */ macro
1450 #define ADC_TR2_HT2_3 ADC_AWD2TR_HT2_3
Dstm32g0b1xx.h1374 #define ADC_AWD2TR_HT2_3 (0x008UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00080000 */ macro
1403 #define ADC_TR2_HT2_3 ADC_AWD2TR_HT2_3
/hal_stm32-latest/stm32cube/stm32wlxx/soc/
Dstm32wle4xx.h1381 #define ADC_AWD2TR_HT2_3 (0x008UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00080000 */ macro
1410 #define ADC_TR2_HT2_3 ADC_AWD2TR_HT2_3
Dstm32wle5xx.h1381 #define ADC_AWD2TR_HT2_3 (0x008UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00080000 */ macro
1410 #define ADC_TR2_HT2_3 ADC_AWD2TR_HT2_3
Dstm32wl5mxx.h1563 #define ADC_AWD2TR_HT2_3 (0x008UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00080000 */ macro
1592 #define ADC_TR2_HT2_3 ADC_AWD2TR_HT2_3
Dstm32wl54xx.h1563 #define ADC_AWD2TR_HT2_3 (0x008UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00080000 */ macro
1592 #define ADC_TR2_HT2_3 ADC_AWD2TR_HT2_3
Dstm32wl55xx.h1563 #define ADC_AWD2TR_HT2_3 (0x008UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00080000 */ macro
1592 #define ADC_TR2_HT2_3 ADC_AWD2TR_HT2_3
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h1471 #define ADC_AWD2TR_HT2_3 (0x008UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00080000 */ macro
Dstm32wba52xx.h1952 #define ADC_AWD2TR_HT2_3 (0x008UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00080000 */ macro
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h1268 #define ADC_AWD2TR_HT2_3 (0x008UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00080000 */ macro
Dstm32u083xx.h1421 #define ADC_AWD2TR_HT2_3 (0x008UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00080000 */ macro
Dstm32u073xx.h1385 #define ADC_AWD2TR_HT2_3 (0x008UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00080000 */ macro

12