Home
last modified time | relevance | path

Searched refs:ADC_AWD2TR_HT2_2 (Results 1 – 25 of 40) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c011xx.h1006 #define ADC_AWD2TR_HT2_2 (0x004UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00040000 */ macro
1035 #define ADC_TR2_HT2_2 ADC_AWD2TR_HT2_2
Dstm32c031xx.h1010 #define ADC_AWD2TR_HT2_2 (0x004UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00040000 */ macro
1039 #define ADC_TR2_HT2_2 ADC_AWD2TR_HT2_2
Dstm32c071xx.h1087 #define ADC_AWD2TR_HT2_2 (0x004UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00040000 */ macro
1116 #define ADC_TR2_HT2_2 ADC_AWD2TR_HT2_2
/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g030xx.h1051 #define ADC_AWD2TR_HT2_2 (0x004UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00040000 */ macro
1080 #define ADC_TR2_HT2_2 ADC_AWD2TR_HT2_2
Dstm32g050xx.h1070 #define ADC_AWD2TR_HT2_2 (0x004UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00040000 */ macro
1099 #define ADC_TR2_HT2_2 ADC_AWD2TR_HT2_2
Dstm32g070xx.h1073 #define ADC_AWD2TR_HT2_2 (0x004UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00040000 */ macro
1102 #define ADC_TR2_HT2_2 ADC_AWD2TR_HT2_2
Dstm32g031xx.h1094 #define ADC_AWD2TR_HT2_2 (0x004UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00040000 */ macro
1123 #define ADC_TR2_HT2_2 ADC_AWD2TR_HT2_2
Dstm32g041xx.h1141 #define ADC_AWD2TR_HT2_2 (0x004UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00040000 */ macro
1170 #define ADC_TR2_HT2_2 ADC_AWD2TR_HT2_2
Dstm32g051xx.h1157 #define ADC_AWD2TR_HT2_2 (0x004UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00040000 */ macro
1186 #define ADC_TR2_HT2_2 ADC_AWD2TR_HT2_2
Dstm32g061xx.h1204 #define ADC_AWD2TR_HT2_2 (0x004UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00040000 */ macro
1233 #define ADC_TR2_HT2_2 ADC_AWD2TR_HT2_2
Dstm32g071xx.h1206 #define ADC_AWD2TR_HT2_2 (0x004UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00040000 */ macro
1235 #define ADC_TR2_HT2_2 ADC_AWD2TR_HT2_2
Dstm32g081xx.h1253 #define ADC_AWD2TR_HT2_2 (0x004UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00040000 */ macro
1282 #define ADC_TR2_HT2_2 ADC_AWD2TR_HT2_2
Dstm32g0b0xx.h1155 #define ADC_AWD2TR_HT2_2 (0x004UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00040000 */ macro
1184 #define ADC_TR2_HT2_2 ADC_AWD2TR_HT2_2
Dstm32g0c1xx.h1420 #define ADC_AWD2TR_HT2_2 (0x004UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00040000 */ macro
1449 #define ADC_TR2_HT2_2 ADC_AWD2TR_HT2_2
Dstm32g0b1xx.h1373 #define ADC_AWD2TR_HT2_2 (0x004UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00040000 */ macro
1402 #define ADC_TR2_HT2_2 ADC_AWD2TR_HT2_2
/hal_stm32-latest/stm32cube/stm32wlxx/soc/
Dstm32wle4xx.h1380 #define ADC_AWD2TR_HT2_2 (0x004UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00040000 */ macro
1409 #define ADC_TR2_HT2_2 ADC_AWD2TR_HT2_2
Dstm32wle5xx.h1380 #define ADC_AWD2TR_HT2_2 (0x004UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00040000 */ macro
1409 #define ADC_TR2_HT2_2 ADC_AWD2TR_HT2_2
Dstm32wl5mxx.h1562 #define ADC_AWD2TR_HT2_2 (0x004UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00040000 */ macro
1591 #define ADC_TR2_HT2_2 ADC_AWD2TR_HT2_2
Dstm32wl54xx.h1562 #define ADC_AWD2TR_HT2_2 (0x004UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00040000 */ macro
1591 #define ADC_TR2_HT2_2 ADC_AWD2TR_HT2_2
Dstm32wl55xx.h1562 #define ADC_AWD2TR_HT2_2 (0x004UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00040000 */ macro
1591 #define ADC_TR2_HT2_2 ADC_AWD2TR_HT2_2
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h1470 #define ADC_AWD2TR_HT2_2 (0x004UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00040000 */ macro
Dstm32wba52xx.h1951 #define ADC_AWD2TR_HT2_2 (0x004UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00040000 */ macro
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h1267 #define ADC_AWD2TR_HT2_2 (0x004UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00040000 */ macro
Dstm32u083xx.h1420 #define ADC_AWD2TR_HT2_2 (0x004UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00040000 */ macro
Dstm32u073xx.h1384 #define ADC_AWD2TR_HT2_2 (0x004UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00040000 */ macro

12