Home
last modified time | relevance | path

Searched refs:ADC_AWD2TR_HT2_10 (Results 1 – 25 of 40) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c011xx.h1014 #define ADC_AWD2TR_HT2_10 (0x400UL << ADC_AWD2TR_HT2_Pos) /*!< 0x04000000 */ macro
1043 #define ADC_TR2_HT2_10 ADC_AWD2TR_HT2_10
Dstm32c031xx.h1018 #define ADC_AWD2TR_HT2_10 (0x400UL << ADC_AWD2TR_HT2_Pos) /*!< 0x04000000 */ macro
1047 #define ADC_TR2_HT2_10 ADC_AWD2TR_HT2_10
Dstm32c071xx.h1095 #define ADC_AWD2TR_HT2_10 (0x400UL << ADC_AWD2TR_HT2_Pos) /*!< 0x04000000 */ macro
1124 #define ADC_TR2_HT2_10 ADC_AWD2TR_HT2_10
/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g030xx.h1059 #define ADC_AWD2TR_HT2_10 (0x400UL << ADC_AWD2TR_HT2_Pos) /*!< 0x04000000 */ macro
1088 #define ADC_TR2_HT2_10 ADC_AWD2TR_HT2_10
Dstm32g050xx.h1078 #define ADC_AWD2TR_HT2_10 (0x400UL << ADC_AWD2TR_HT2_Pos) /*!< 0x04000000 */ macro
1107 #define ADC_TR2_HT2_10 ADC_AWD2TR_HT2_10
Dstm32g070xx.h1081 #define ADC_AWD2TR_HT2_10 (0x400UL << ADC_AWD2TR_HT2_Pos) /*!< 0x04000000 */ macro
1110 #define ADC_TR2_HT2_10 ADC_AWD2TR_HT2_10
Dstm32g031xx.h1102 #define ADC_AWD2TR_HT2_10 (0x400UL << ADC_AWD2TR_HT2_Pos) /*!< 0x04000000 */ macro
1131 #define ADC_TR2_HT2_10 ADC_AWD2TR_HT2_10
Dstm32g041xx.h1149 #define ADC_AWD2TR_HT2_10 (0x400UL << ADC_AWD2TR_HT2_Pos) /*!< 0x04000000 */ macro
1178 #define ADC_TR2_HT2_10 ADC_AWD2TR_HT2_10
Dstm32g051xx.h1165 #define ADC_AWD2TR_HT2_10 (0x400UL << ADC_AWD2TR_HT2_Pos) /*!< 0x04000000 */ macro
1194 #define ADC_TR2_HT2_10 ADC_AWD2TR_HT2_10
Dstm32g061xx.h1212 #define ADC_AWD2TR_HT2_10 (0x400UL << ADC_AWD2TR_HT2_Pos) /*!< 0x04000000 */ macro
1241 #define ADC_TR2_HT2_10 ADC_AWD2TR_HT2_10
Dstm32g071xx.h1214 #define ADC_AWD2TR_HT2_10 (0x400UL << ADC_AWD2TR_HT2_Pos) /*!< 0x04000000 */ macro
1243 #define ADC_TR2_HT2_10 ADC_AWD2TR_HT2_10
Dstm32g081xx.h1261 #define ADC_AWD2TR_HT2_10 (0x400UL << ADC_AWD2TR_HT2_Pos) /*!< 0x04000000 */ macro
1290 #define ADC_TR2_HT2_10 ADC_AWD2TR_HT2_10
Dstm32g0b0xx.h1163 #define ADC_AWD2TR_HT2_10 (0x400UL << ADC_AWD2TR_HT2_Pos) /*!< 0x04000000 */ macro
1192 #define ADC_TR2_HT2_10 ADC_AWD2TR_HT2_10
Dstm32g0c1xx.h1428 #define ADC_AWD2TR_HT2_10 (0x400UL << ADC_AWD2TR_HT2_Pos) /*!< 0x04000000 */ macro
1457 #define ADC_TR2_HT2_10 ADC_AWD2TR_HT2_10
Dstm32g0b1xx.h1381 #define ADC_AWD2TR_HT2_10 (0x400UL << ADC_AWD2TR_HT2_Pos) /*!< 0x04000000 */ macro
1410 #define ADC_TR2_HT2_10 ADC_AWD2TR_HT2_10
/hal_stm32-latest/stm32cube/stm32wlxx/soc/
Dstm32wle4xx.h1388 #define ADC_AWD2TR_HT2_10 (0x400UL << ADC_AWD2TR_HT2_Pos) /*!< 0x04000000 */ macro
1417 #define ADC_TR2_HT2_10 ADC_AWD2TR_HT2_10
Dstm32wle5xx.h1388 #define ADC_AWD2TR_HT2_10 (0x400UL << ADC_AWD2TR_HT2_Pos) /*!< 0x04000000 */ macro
1417 #define ADC_TR2_HT2_10 ADC_AWD2TR_HT2_10
Dstm32wl5mxx.h1570 #define ADC_AWD2TR_HT2_10 (0x400UL << ADC_AWD2TR_HT2_Pos) /*!< 0x04000000 */ macro
1599 #define ADC_TR2_HT2_10 ADC_AWD2TR_HT2_10
Dstm32wl54xx.h1570 #define ADC_AWD2TR_HT2_10 (0x400UL << ADC_AWD2TR_HT2_Pos) /*!< 0x04000000 */ macro
1599 #define ADC_TR2_HT2_10 ADC_AWD2TR_HT2_10
Dstm32wl55xx.h1570 #define ADC_AWD2TR_HT2_10 (0x400UL << ADC_AWD2TR_HT2_Pos) /*!< 0x04000000 */ macro
1599 #define ADC_TR2_HT2_10 ADC_AWD2TR_HT2_10
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h1478 #define ADC_AWD2TR_HT2_10 (0x400UL << ADC_AWD2TR_HT2_Pos) /*!< 0x04000000 */ macro
Dstm32wba52xx.h1959 #define ADC_AWD2TR_HT2_10 (0x400UL << ADC_AWD2TR_HT2_Pos) /*!< 0x04000000 */ macro
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h1275 #define ADC_AWD2TR_HT2_10 (0x400UL << ADC_AWD2TR_HT2_Pos) /*!< 0x04000000 */ macro
Dstm32u083xx.h1428 #define ADC_AWD2TR_HT2_10 (0x400UL << ADC_AWD2TR_HT2_Pos) /*!< 0x04000000 */ macro
Dstm32u073xx.h1392 #define ADC_AWD2TR_HT2_10 (0x400UL << ADC_AWD2TR_HT2_Pos) /*!< 0x04000000 */ macro

12