Home
last modified time | relevance | path

Searched refs:ADC_AWD2TR_HT2_1 (Results 1 – 25 of 40) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c011xx.h1005 #define ADC_AWD2TR_HT2_1 (0x002UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00020000 */ macro
1034 #define ADC_TR2_HT2_1 ADC_AWD2TR_HT2_1
Dstm32c031xx.h1009 #define ADC_AWD2TR_HT2_1 (0x002UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00020000 */ macro
1038 #define ADC_TR2_HT2_1 ADC_AWD2TR_HT2_1
Dstm32c071xx.h1086 #define ADC_AWD2TR_HT2_1 (0x002UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00020000 */ macro
1115 #define ADC_TR2_HT2_1 ADC_AWD2TR_HT2_1
/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g030xx.h1050 #define ADC_AWD2TR_HT2_1 (0x002UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00020000 */ macro
1079 #define ADC_TR2_HT2_1 ADC_AWD2TR_HT2_1
Dstm32g050xx.h1069 #define ADC_AWD2TR_HT2_1 (0x002UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00020000 */ macro
1098 #define ADC_TR2_HT2_1 ADC_AWD2TR_HT2_1
Dstm32g070xx.h1072 #define ADC_AWD2TR_HT2_1 (0x002UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00020000 */ macro
1101 #define ADC_TR2_HT2_1 ADC_AWD2TR_HT2_1
Dstm32g031xx.h1093 #define ADC_AWD2TR_HT2_1 (0x002UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00020000 */ macro
1122 #define ADC_TR2_HT2_1 ADC_AWD2TR_HT2_1
Dstm32g041xx.h1140 #define ADC_AWD2TR_HT2_1 (0x002UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00020000 */ macro
1169 #define ADC_TR2_HT2_1 ADC_AWD2TR_HT2_1
Dstm32g051xx.h1156 #define ADC_AWD2TR_HT2_1 (0x002UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00020000 */ macro
1185 #define ADC_TR2_HT2_1 ADC_AWD2TR_HT2_1
Dstm32g061xx.h1203 #define ADC_AWD2TR_HT2_1 (0x002UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00020000 */ macro
1232 #define ADC_TR2_HT2_1 ADC_AWD2TR_HT2_1
Dstm32g071xx.h1205 #define ADC_AWD2TR_HT2_1 (0x002UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00020000 */ macro
1234 #define ADC_TR2_HT2_1 ADC_AWD2TR_HT2_1
Dstm32g081xx.h1252 #define ADC_AWD2TR_HT2_1 (0x002UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00020000 */ macro
1281 #define ADC_TR2_HT2_1 ADC_AWD2TR_HT2_1
Dstm32g0b0xx.h1154 #define ADC_AWD2TR_HT2_1 (0x002UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00020000 */ macro
1183 #define ADC_TR2_HT2_1 ADC_AWD2TR_HT2_1
Dstm32g0c1xx.h1419 #define ADC_AWD2TR_HT2_1 (0x002UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00020000 */ macro
1448 #define ADC_TR2_HT2_1 ADC_AWD2TR_HT2_1
Dstm32g0b1xx.h1372 #define ADC_AWD2TR_HT2_1 (0x002UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00020000 */ macro
1401 #define ADC_TR2_HT2_1 ADC_AWD2TR_HT2_1
/hal_stm32-latest/stm32cube/stm32wlxx/soc/
Dstm32wle4xx.h1379 #define ADC_AWD2TR_HT2_1 (0x002UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00020000 */ macro
1408 #define ADC_TR2_HT2_1 ADC_AWD2TR_HT2_1
Dstm32wle5xx.h1379 #define ADC_AWD2TR_HT2_1 (0x002UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00020000 */ macro
1408 #define ADC_TR2_HT2_1 ADC_AWD2TR_HT2_1
Dstm32wl5mxx.h1561 #define ADC_AWD2TR_HT2_1 (0x002UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00020000 */ macro
1590 #define ADC_TR2_HT2_1 ADC_AWD2TR_HT2_1
Dstm32wl54xx.h1561 #define ADC_AWD2TR_HT2_1 (0x002UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00020000 */ macro
1590 #define ADC_TR2_HT2_1 ADC_AWD2TR_HT2_1
Dstm32wl55xx.h1561 #define ADC_AWD2TR_HT2_1 (0x002UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00020000 */ macro
1590 #define ADC_TR2_HT2_1 ADC_AWD2TR_HT2_1
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h1469 #define ADC_AWD2TR_HT2_1 (0x002UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00020000 */ macro
Dstm32wba52xx.h1950 #define ADC_AWD2TR_HT2_1 (0x002UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00020000 */ macro
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h1266 #define ADC_AWD2TR_HT2_1 (0x002UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00020000 */ macro
Dstm32u083xx.h1419 #define ADC_AWD2TR_HT2_1 (0x002UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00020000 */ macro
Dstm32u073xx.h1383 #define ADC_AWD2TR_HT2_1 (0x002UL << ADC_AWD2TR_HT2_Pos) /*!< 0x00020000 */ macro

12