Home
last modified time | relevance | path

Searched refs:ADC_AWD1TR_LT1_8 (Results 1 – 25 of 40) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c011xx.h934 #define ADC_AWD1TR_LT1_8 (0x100UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000100 */ macro
965 #define ADC_TR1_LT1_8 ADC_AWD1TR_LT1_8
Dstm32c031xx.h938 #define ADC_AWD1TR_LT1_8 (0x100UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000100 */ macro
969 #define ADC_TR1_LT1_8 ADC_AWD1TR_LT1_8
Dstm32c071xx.h1015 #define ADC_AWD1TR_LT1_8 (0x100UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000100 */ macro
1046 #define ADC_TR1_LT1_8 ADC_AWD1TR_LT1_8
/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g030xx.h979 #define ADC_AWD1TR_LT1_8 (0x100UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000100 */ macro
1010 #define ADC_TR1_LT1_8 ADC_AWD1TR_LT1_8
Dstm32g050xx.h998 #define ADC_AWD1TR_LT1_8 (0x100UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000100 */ macro
1029 #define ADC_TR1_LT1_8 ADC_AWD1TR_LT1_8
Dstm32g070xx.h1001 #define ADC_AWD1TR_LT1_8 (0x100UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000100 */ macro
1032 #define ADC_TR1_LT1_8 ADC_AWD1TR_LT1_8
Dstm32g031xx.h1022 #define ADC_AWD1TR_LT1_8 (0x100UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000100 */ macro
1053 #define ADC_TR1_LT1_8 ADC_AWD1TR_LT1_8
Dstm32g041xx.h1069 #define ADC_AWD1TR_LT1_8 (0x100UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000100 */ macro
1100 #define ADC_TR1_LT1_8 ADC_AWD1TR_LT1_8
Dstm32g051xx.h1085 #define ADC_AWD1TR_LT1_8 (0x100UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000100 */ macro
1116 #define ADC_TR1_LT1_8 ADC_AWD1TR_LT1_8
Dstm32g061xx.h1132 #define ADC_AWD1TR_LT1_8 (0x100UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000100 */ macro
1163 #define ADC_TR1_LT1_8 ADC_AWD1TR_LT1_8
Dstm32g071xx.h1134 #define ADC_AWD1TR_LT1_8 (0x100UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000100 */ macro
1165 #define ADC_TR1_LT1_8 ADC_AWD1TR_LT1_8
Dstm32g081xx.h1181 #define ADC_AWD1TR_LT1_8 (0x100UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000100 */ macro
1212 #define ADC_TR1_LT1_8 ADC_AWD1TR_LT1_8
Dstm32g0b0xx.h1083 #define ADC_AWD1TR_LT1_8 (0x100UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000100 */ macro
1114 #define ADC_TR1_LT1_8 ADC_AWD1TR_LT1_8
Dstm32g0c1xx.h1348 #define ADC_AWD1TR_LT1_8 (0x100UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000100 */ macro
1379 #define ADC_TR1_LT1_8 ADC_AWD1TR_LT1_8
Dstm32g0b1xx.h1301 #define ADC_AWD1TR_LT1_8 (0x100UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000100 */ macro
1332 #define ADC_TR1_LT1_8 ADC_AWD1TR_LT1_8
/hal_stm32-latest/stm32cube/stm32wlxx/soc/
Dstm32wle4xx.h1308 #define ADC_AWD1TR_LT1_8 (0x100UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000100 */ macro
1339 #define ADC_TR1_LT1_8 ADC_AWD1TR_LT1_8
Dstm32wle5xx.h1308 #define ADC_AWD1TR_LT1_8 (0x100UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000100 */ macro
1339 #define ADC_TR1_LT1_8 ADC_AWD1TR_LT1_8
Dstm32wl5mxx.h1490 #define ADC_AWD1TR_LT1_8 (0x100UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000100 */ macro
1521 #define ADC_TR1_LT1_8 ADC_AWD1TR_LT1_8
Dstm32wl54xx.h1490 #define ADC_AWD1TR_LT1_8 (0x100UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000100 */ macro
1521 #define ADC_TR1_LT1_8 ADC_AWD1TR_LT1_8
Dstm32wl55xx.h1490 #define ADC_AWD1TR_LT1_8 (0x100UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000100 */ macro
1521 #define ADC_TR1_LT1_8 ADC_AWD1TR_LT1_8
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h1427 #define ADC_AWD1TR_LT1_8 (0x100UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000100 */ macro
Dstm32wba52xx.h1908 #define ADC_AWD1TR_LT1_8 (0x100UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000100 */ macro
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h1224 #define ADC_AWD1TR_LT1_8 (0x100UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000100 */ macro
Dstm32u083xx.h1377 #define ADC_AWD1TR_LT1_8 (0x100UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000100 */ macro
Dstm32u073xx.h1341 #define ADC_AWD1TR_LT1_8 (0x100UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000100 */ macro

12