Home
last modified time | relevance | path

Searched refs:ADC_AWD1TR_LT1_3 (Results 1 – 25 of 40) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c011xx.h929 #define ADC_AWD1TR_LT1_3 (0x008UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000008 */ macro
960 #define ADC_TR1_LT1_3 ADC_AWD1TR_LT1_3
Dstm32c031xx.h933 #define ADC_AWD1TR_LT1_3 (0x008UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000008 */ macro
964 #define ADC_TR1_LT1_3 ADC_AWD1TR_LT1_3
Dstm32c071xx.h1010 #define ADC_AWD1TR_LT1_3 (0x008UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000008 */ macro
1041 #define ADC_TR1_LT1_3 ADC_AWD1TR_LT1_3
/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g030xx.h974 #define ADC_AWD1TR_LT1_3 (0x008UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000008 */ macro
1005 #define ADC_TR1_LT1_3 ADC_AWD1TR_LT1_3
Dstm32g050xx.h993 #define ADC_AWD1TR_LT1_3 (0x008UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000008 */ macro
1024 #define ADC_TR1_LT1_3 ADC_AWD1TR_LT1_3
Dstm32g070xx.h996 #define ADC_AWD1TR_LT1_3 (0x008UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000008 */ macro
1027 #define ADC_TR1_LT1_3 ADC_AWD1TR_LT1_3
Dstm32g031xx.h1017 #define ADC_AWD1TR_LT1_3 (0x008UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000008 */ macro
1048 #define ADC_TR1_LT1_3 ADC_AWD1TR_LT1_3
Dstm32g041xx.h1064 #define ADC_AWD1TR_LT1_3 (0x008UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000008 */ macro
1095 #define ADC_TR1_LT1_3 ADC_AWD1TR_LT1_3
Dstm32g051xx.h1080 #define ADC_AWD1TR_LT1_3 (0x008UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000008 */ macro
1111 #define ADC_TR1_LT1_3 ADC_AWD1TR_LT1_3
Dstm32g061xx.h1127 #define ADC_AWD1TR_LT1_3 (0x008UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000008 */ macro
1158 #define ADC_TR1_LT1_3 ADC_AWD1TR_LT1_3
Dstm32g071xx.h1129 #define ADC_AWD1TR_LT1_3 (0x008UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000008 */ macro
1160 #define ADC_TR1_LT1_3 ADC_AWD1TR_LT1_3
Dstm32g081xx.h1176 #define ADC_AWD1TR_LT1_3 (0x008UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000008 */ macro
1207 #define ADC_TR1_LT1_3 ADC_AWD1TR_LT1_3
Dstm32g0b0xx.h1078 #define ADC_AWD1TR_LT1_3 (0x008UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000008 */ macro
1109 #define ADC_TR1_LT1_3 ADC_AWD1TR_LT1_3
Dstm32g0c1xx.h1343 #define ADC_AWD1TR_LT1_3 (0x008UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000008 */ macro
1374 #define ADC_TR1_LT1_3 ADC_AWD1TR_LT1_3
Dstm32g0b1xx.h1296 #define ADC_AWD1TR_LT1_3 (0x008UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000008 */ macro
1327 #define ADC_TR1_LT1_3 ADC_AWD1TR_LT1_3
/hal_stm32-latest/stm32cube/stm32wlxx/soc/
Dstm32wle4xx.h1303 #define ADC_AWD1TR_LT1_3 (0x008UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000008 */ macro
1334 #define ADC_TR1_LT1_3 ADC_AWD1TR_LT1_3
Dstm32wle5xx.h1303 #define ADC_AWD1TR_LT1_3 (0x008UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000008 */ macro
1334 #define ADC_TR1_LT1_3 ADC_AWD1TR_LT1_3
Dstm32wl5mxx.h1485 #define ADC_AWD1TR_LT1_3 (0x008UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000008 */ macro
1516 #define ADC_TR1_LT1_3 ADC_AWD1TR_LT1_3
Dstm32wl54xx.h1485 #define ADC_AWD1TR_LT1_3 (0x008UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000008 */ macro
1516 #define ADC_TR1_LT1_3 ADC_AWD1TR_LT1_3
Dstm32wl55xx.h1485 #define ADC_AWD1TR_LT1_3 (0x008UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000008 */ macro
1516 #define ADC_TR1_LT1_3 ADC_AWD1TR_LT1_3
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h1422 #define ADC_AWD1TR_LT1_3 (0x008UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000008 */ macro
Dstm32wba52xx.h1903 #define ADC_AWD1TR_LT1_3 (0x008UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000008 */ macro
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h1219 #define ADC_AWD1TR_LT1_3 (0x008UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000008 */ macro
Dstm32u083xx.h1372 #define ADC_AWD1TR_LT1_3 (0x008UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000008 */ macro
Dstm32u073xx.h1336 #define ADC_AWD1TR_LT1_3 (0x008UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000008 */ macro

12