Home
last modified time | relevance | path

Searched refs:ADC_AWD1TR_LT1_11 (Results 1 – 25 of 40) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c011xx.h937 #define ADC_AWD1TR_LT1_11 (0x800UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000800 */ macro
968 #define ADC_TR1_LT1_11 ADC_AWD1TR_LT1_11
Dstm32c031xx.h941 #define ADC_AWD1TR_LT1_11 (0x800UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000800 */ macro
972 #define ADC_TR1_LT1_11 ADC_AWD1TR_LT1_11
Dstm32c071xx.h1018 #define ADC_AWD1TR_LT1_11 (0x800UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000800 */ macro
1049 #define ADC_TR1_LT1_11 ADC_AWD1TR_LT1_11
/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g030xx.h982 #define ADC_AWD1TR_LT1_11 (0x800UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000800 */ macro
1013 #define ADC_TR1_LT1_11 ADC_AWD1TR_LT1_11
Dstm32g050xx.h1001 #define ADC_AWD1TR_LT1_11 (0x800UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000800 */ macro
1032 #define ADC_TR1_LT1_11 ADC_AWD1TR_LT1_11
Dstm32g070xx.h1004 #define ADC_AWD1TR_LT1_11 (0x800UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000800 */ macro
1035 #define ADC_TR1_LT1_11 ADC_AWD1TR_LT1_11
Dstm32g031xx.h1025 #define ADC_AWD1TR_LT1_11 (0x800UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000800 */ macro
1056 #define ADC_TR1_LT1_11 ADC_AWD1TR_LT1_11
Dstm32g041xx.h1072 #define ADC_AWD1TR_LT1_11 (0x800UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000800 */ macro
1103 #define ADC_TR1_LT1_11 ADC_AWD1TR_LT1_11
Dstm32g051xx.h1088 #define ADC_AWD1TR_LT1_11 (0x800UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000800 */ macro
1119 #define ADC_TR1_LT1_11 ADC_AWD1TR_LT1_11
Dstm32g061xx.h1135 #define ADC_AWD1TR_LT1_11 (0x800UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000800 */ macro
1166 #define ADC_TR1_LT1_11 ADC_AWD1TR_LT1_11
Dstm32g071xx.h1137 #define ADC_AWD1TR_LT1_11 (0x800UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000800 */ macro
1168 #define ADC_TR1_LT1_11 ADC_AWD1TR_LT1_11
Dstm32g081xx.h1184 #define ADC_AWD1TR_LT1_11 (0x800UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000800 */ macro
1215 #define ADC_TR1_LT1_11 ADC_AWD1TR_LT1_11
Dstm32g0b0xx.h1086 #define ADC_AWD1TR_LT1_11 (0x800UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000800 */ macro
1117 #define ADC_TR1_LT1_11 ADC_AWD1TR_LT1_11
Dstm32g0c1xx.h1351 #define ADC_AWD1TR_LT1_11 (0x800UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000800 */ macro
1382 #define ADC_TR1_LT1_11 ADC_AWD1TR_LT1_11
Dstm32g0b1xx.h1304 #define ADC_AWD1TR_LT1_11 (0x800UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000800 */ macro
1335 #define ADC_TR1_LT1_11 ADC_AWD1TR_LT1_11
/hal_stm32-latest/stm32cube/stm32wlxx/soc/
Dstm32wle4xx.h1311 #define ADC_AWD1TR_LT1_11 (0x800UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000800 */ macro
1342 #define ADC_TR1_LT1_11 ADC_AWD1TR_LT1_11
Dstm32wle5xx.h1311 #define ADC_AWD1TR_LT1_11 (0x800UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000800 */ macro
1342 #define ADC_TR1_LT1_11 ADC_AWD1TR_LT1_11
Dstm32wl5mxx.h1493 #define ADC_AWD1TR_LT1_11 (0x800UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000800 */ macro
1524 #define ADC_TR1_LT1_11 ADC_AWD1TR_LT1_11
Dstm32wl54xx.h1493 #define ADC_AWD1TR_LT1_11 (0x800UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000800 */ macro
1524 #define ADC_TR1_LT1_11 ADC_AWD1TR_LT1_11
Dstm32wl55xx.h1493 #define ADC_AWD1TR_LT1_11 (0x800UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000800 */ macro
1524 #define ADC_TR1_LT1_11 ADC_AWD1TR_LT1_11
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h1430 #define ADC_AWD1TR_LT1_11 (0x800UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000800 */ macro
Dstm32wba52xx.h1911 #define ADC_AWD1TR_LT1_11 (0x800UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000800 */ macro
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h1227 #define ADC_AWD1TR_LT1_11 (0x800UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000800 */ macro
Dstm32u083xx.h1380 #define ADC_AWD1TR_LT1_11 (0x800UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000800 */ macro
Dstm32u073xx.h1344 #define ADC_AWD1TR_LT1_11 (0x800UL << ADC_AWD1TR_LT1_Pos) /*!< 0x00000800 */ macro

12