Home
last modified time | relevance | path

Searched refs:ADC_AWD1TR_HT1_9 (Results 1 – 25 of 40) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c011xx.h951 #define ADC_AWD1TR_HT1_9 (0x200UL << ADC_AWD1TR_HT1_Pos) /*!< 0x02000000 */ macro
980 #define ADC_TR1_HT1_9 ADC_AWD1TR_HT1_9
Dstm32c031xx.h955 #define ADC_AWD1TR_HT1_9 (0x200UL << ADC_AWD1TR_HT1_Pos) /*!< 0x02000000 */ macro
984 #define ADC_TR1_HT1_9 ADC_AWD1TR_HT1_9
Dstm32c071xx.h1032 #define ADC_AWD1TR_HT1_9 (0x200UL << ADC_AWD1TR_HT1_Pos) /*!< 0x02000000 */ macro
1061 #define ADC_TR1_HT1_9 ADC_AWD1TR_HT1_9
/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g030xx.h996 #define ADC_AWD1TR_HT1_9 (0x200UL << ADC_AWD1TR_HT1_Pos) /*!< 0x02000000 */ macro
1025 #define ADC_TR1_HT1_9 ADC_AWD1TR_HT1_9
Dstm32g050xx.h1015 #define ADC_AWD1TR_HT1_9 (0x200UL << ADC_AWD1TR_HT1_Pos) /*!< 0x02000000 */ macro
1044 #define ADC_TR1_HT1_9 ADC_AWD1TR_HT1_9
Dstm32g070xx.h1018 #define ADC_AWD1TR_HT1_9 (0x200UL << ADC_AWD1TR_HT1_Pos) /*!< 0x02000000 */ macro
1047 #define ADC_TR1_HT1_9 ADC_AWD1TR_HT1_9
Dstm32g031xx.h1039 #define ADC_AWD1TR_HT1_9 (0x200UL << ADC_AWD1TR_HT1_Pos) /*!< 0x02000000 */ macro
1068 #define ADC_TR1_HT1_9 ADC_AWD1TR_HT1_9
Dstm32g041xx.h1086 #define ADC_AWD1TR_HT1_9 (0x200UL << ADC_AWD1TR_HT1_Pos) /*!< 0x02000000 */ macro
1115 #define ADC_TR1_HT1_9 ADC_AWD1TR_HT1_9
Dstm32g051xx.h1102 #define ADC_AWD1TR_HT1_9 (0x200UL << ADC_AWD1TR_HT1_Pos) /*!< 0x02000000 */ macro
1131 #define ADC_TR1_HT1_9 ADC_AWD1TR_HT1_9
Dstm32g061xx.h1149 #define ADC_AWD1TR_HT1_9 (0x200UL << ADC_AWD1TR_HT1_Pos) /*!< 0x02000000 */ macro
1178 #define ADC_TR1_HT1_9 ADC_AWD1TR_HT1_9
Dstm32g071xx.h1151 #define ADC_AWD1TR_HT1_9 (0x200UL << ADC_AWD1TR_HT1_Pos) /*!< 0x02000000 */ macro
1180 #define ADC_TR1_HT1_9 ADC_AWD1TR_HT1_9
Dstm32g081xx.h1198 #define ADC_AWD1TR_HT1_9 (0x200UL << ADC_AWD1TR_HT1_Pos) /*!< 0x02000000 */ macro
1227 #define ADC_TR1_HT1_9 ADC_AWD1TR_HT1_9
Dstm32g0b0xx.h1100 #define ADC_AWD1TR_HT1_9 (0x200UL << ADC_AWD1TR_HT1_Pos) /*!< 0x02000000 */ macro
1129 #define ADC_TR1_HT1_9 ADC_AWD1TR_HT1_9
Dstm32g0c1xx.h1365 #define ADC_AWD1TR_HT1_9 (0x200UL << ADC_AWD1TR_HT1_Pos) /*!< 0x02000000 */ macro
1394 #define ADC_TR1_HT1_9 ADC_AWD1TR_HT1_9
Dstm32g0b1xx.h1318 #define ADC_AWD1TR_HT1_9 (0x200UL << ADC_AWD1TR_HT1_Pos) /*!< 0x02000000 */ macro
1347 #define ADC_TR1_HT1_9 ADC_AWD1TR_HT1_9
/hal_stm32-latest/stm32cube/stm32wlxx/soc/
Dstm32wle4xx.h1325 #define ADC_AWD1TR_HT1_9 (0x200UL << ADC_AWD1TR_HT1_Pos) /*!< 0x02000000 */ macro
1354 #define ADC_TR1_HT1_9 ADC_AWD1TR_HT1_9
Dstm32wle5xx.h1325 #define ADC_AWD1TR_HT1_9 (0x200UL << ADC_AWD1TR_HT1_Pos) /*!< 0x02000000 */ macro
1354 #define ADC_TR1_HT1_9 ADC_AWD1TR_HT1_9
Dstm32wl5mxx.h1507 #define ADC_AWD1TR_HT1_9 (0x200UL << ADC_AWD1TR_HT1_Pos) /*!< 0x02000000 */ macro
1536 #define ADC_TR1_HT1_9 ADC_AWD1TR_HT1_9
Dstm32wl54xx.h1507 #define ADC_AWD1TR_HT1_9 (0x200UL << ADC_AWD1TR_HT1_Pos) /*!< 0x02000000 */ macro
1536 #define ADC_TR1_HT1_9 ADC_AWD1TR_HT1_9
Dstm32wl55xx.h1507 #define ADC_AWD1TR_HT1_9 (0x200UL << ADC_AWD1TR_HT1_Pos) /*!< 0x02000000 */ macro
1536 #define ADC_TR1_HT1_9 ADC_AWD1TR_HT1_9
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h1444 #define ADC_AWD1TR_HT1_9 (0x200UL << ADC_AWD1TR_HT1_Pos) /*!< 0x02000000 */ macro
Dstm32wba52xx.h1925 #define ADC_AWD1TR_HT1_9 (0x200UL << ADC_AWD1TR_HT1_Pos) /*!< 0x02000000 */ macro
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h1241 #define ADC_AWD1TR_HT1_9 (0x200UL << ADC_AWD1TR_HT1_Pos) /*!< 0x02000000 */ macro
Dstm32u083xx.h1394 #define ADC_AWD1TR_HT1_9 (0x200UL << ADC_AWD1TR_HT1_Pos) /*!< 0x02000000 */ macro
Dstm32u073xx.h1358 #define ADC_AWD1TR_HT1_9 (0x200UL << ADC_AWD1TR_HT1_Pos) /*!< 0x02000000 */ macro

12