Home
last modified time | relevance | path

Searched refs:ADC_AWD1TR_HT1_8 (Results 1 – 25 of 40) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c011xx.h950 #define ADC_AWD1TR_HT1_8 (0x100UL << ADC_AWD1TR_HT1_Pos) /*!< 0x01000000 */ macro
979 #define ADC_TR1_HT1_8 ADC_AWD1TR_HT1_8
Dstm32c031xx.h954 #define ADC_AWD1TR_HT1_8 (0x100UL << ADC_AWD1TR_HT1_Pos) /*!< 0x01000000 */ macro
983 #define ADC_TR1_HT1_8 ADC_AWD1TR_HT1_8
Dstm32c071xx.h1031 #define ADC_AWD1TR_HT1_8 (0x100UL << ADC_AWD1TR_HT1_Pos) /*!< 0x01000000 */ macro
1060 #define ADC_TR1_HT1_8 ADC_AWD1TR_HT1_8
/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g030xx.h995 #define ADC_AWD1TR_HT1_8 (0x100UL << ADC_AWD1TR_HT1_Pos) /*!< 0x01000000 */ macro
1024 #define ADC_TR1_HT1_8 ADC_AWD1TR_HT1_8
Dstm32g050xx.h1014 #define ADC_AWD1TR_HT1_8 (0x100UL << ADC_AWD1TR_HT1_Pos) /*!< 0x01000000 */ macro
1043 #define ADC_TR1_HT1_8 ADC_AWD1TR_HT1_8
Dstm32g070xx.h1017 #define ADC_AWD1TR_HT1_8 (0x100UL << ADC_AWD1TR_HT1_Pos) /*!< 0x01000000 */ macro
1046 #define ADC_TR1_HT1_8 ADC_AWD1TR_HT1_8
Dstm32g031xx.h1038 #define ADC_AWD1TR_HT1_8 (0x100UL << ADC_AWD1TR_HT1_Pos) /*!< 0x01000000 */ macro
1067 #define ADC_TR1_HT1_8 ADC_AWD1TR_HT1_8
Dstm32g041xx.h1085 #define ADC_AWD1TR_HT1_8 (0x100UL << ADC_AWD1TR_HT1_Pos) /*!< 0x01000000 */ macro
1114 #define ADC_TR1_HT1_8 ADC_AWD1TR_HT1_8
Dstm32g051xx.h1101 #define ADC_AWD1TR_HT1_8 (0x100UL << ADC_AWD1TR_HT1_Pos) /*!< 0x01000000 */ macro
1130 #define ADC_TR1_HT1_8 ADC_AWD1TR_HT1_8
Dstm32g061xx.h1148 #define ADC_AWD1TR_HT1_8 (0x100UL << ADC_AWD1TR_HT1_Pos) /*!< 0x01000000 */ macro
1177 #define ADC_TR1_HT1_8 ADC_AWD1TR_HT1_8
Dstm32g071xx.h1150 #define ADC_AWD1TR_HT1_8 (0x100UL << ADC_AWD1TR_HT1_Pos) /*!< 0x01000000 */ macro
1179 #define ADC_TR1_HT1_8 ADC_AWD1TR_HT1_8
Dstm32g081xx.h1197 #define ADC_AWD1TR_HT1_8 (0x100UL << ADC_AWD1TR_HT1_Pos) /*!< 0x01000000 */ macro
1226 #define ADC_TR1_HT1_8 ADC_AWD1TR_HT1_8
Dstm32g0b0xx.h1099 #define ADC_AWD1TR_HT1_8 (0x100UL << ADC_AWD1TR_HT1_Pos) /*!< 0x01000000 */ macro
1128 #define ADC_TR1_HT1_8 ADC_AWD1TR_HT1_8
Dstm32g0c1xx.h1364 #define ADC_AWD1TR_HT1_8 (0x100UL << ADC_AWD1TR_HT1_Pos) /*!< 0x01000000 */ macro
1393 #define ADC_TR1_HT1_8 ADC_AWD1TR_HT1_8
Dstm32g0b1xx.h1317 #define ADC_AWD1TR_HT1_8 (0x100UL << ADC_AWD1TR_HT1_Pos) /*!< 0x01000000 */ macro
1346 #define ADC_TR1_HT1_8 ADC_AWD1TR_HT1_8
/hal_stm32-latest/stm32cube/stm32wlxx/soc/
Dstm32wle4xx.h1324 #define ADC_AWD1TR_HT1_8 (0x100UL << ADC_AWD1TR_HT1_Pos) /*!< 0x01000000 */ macro
1353 #define ADC_TR1_HT1_8 ADC_AWD1TR_HT1_8
Dstm32wle5xx.h1324 #define ADC_AWD1TR_HT1_8 (0x100UL << ADC_AWD1TR_HT1_Pos) /*!< 0x01000000 */ macro
1353 #define ADC_TR1_HT1_8 ADC_AWD1TR_HT1_8
Dstm32wl5mxx.h1506 #define ADC_AWD1TR_HT1_8 (0x100UL << ADC_AWD1TR_HT1_Pos) /*!< 0x01000000 */ macro
1535 #define ADC_TR1_HT1_8 ADC_AWD1TR_HT1_8
Dstm32wl54xx.h1506 #define ADC_AWD1TR_HT1_8 (0x100UL << ADC_AWD1TR_HT1_Pos) /*!< 0x01000000 */ macro
1535 #define ADC_TR1_HT1_8 ADC_AWD1TR_HT1_8
Dstm32wl55xx.h1506 #define ADC_AWD1TR_HT1_8 (0x100UL << ADC_AWD1TR_HT1_Pos) /*!< 0x01000000 */ macro
1535 #define ADC_TR1_HT1_8 ADC_AWD1TR_HT1_8
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h1443 #define ADC_AWD1TR_HT1_8 (0x100UL << ADC_AWD1TR_HT1_Pos) /*!< 0x01000000 */ macro
Dstm32wba52xx.h1924 #define ADC_AWD1TR_HT1_8 (0x100UL << ADC_AWD1TR_HT1_Pos) /*!< 0x01000000 */ macro
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h1240 #define ADC_AWD1TR_HT1_8 (0x100UL << ADC_AWD1TR_HT1_Pos) /*!< 0x01000000 */ macro
Dstm32u083xx.h1393 #define ADC_AWD1TR_HT1_8 (0x100UL << ADC_AWD1TR_HT1_Pos) /*!< 0x01000000 */ macro
Dstm32u073xx.h1357 #define ADC_AWD1TR_HT1_8 (0x100UL << ADC_AWD1TR_HT1_Pos) /*!< 0x01000000 */ macro

12