Home
last modified time | relevance | path

Searched refs:ADC_AWD1TR_HT1_6 (Results 1 – 25 of 40) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c011xx.h948 #define ADC_AWD1TR_HT1_6 (0x040UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00400000 */ macro
977 #define ADC_TR1_HT1_6 ADC_AWD1TR_HT1_6
Dstm32c031xx.h952 #define ADC_AWD1TR_HT1_6 (0x040UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00400000 */ macro
981 #define ADC_TR1_HT1_6 ADC_AWD1TR_HT1_6
Dstm32c071xx.h1029 #define ADC_AWD1TR_HT1_6 (0x040UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00400000 */ macro
1058 #define ADC_TR1_HT1_6 ADC_AWD1TR_HT1_6
/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g030xx.h993 #define ADC_AWD1TR_HT1_6 (0x040UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00400000 */ macro
1022 #define ADC_TR1_HT1_6 ADC_AWD1TR_HT1_6
Dstm32g050xx.h1012 #define ADC_AWD1TR_HT1_6 (0x040UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00400000 */ macro
1041 #define ADC_TR1_HT1_6 ADC_AWD1TR_HT1_6
Dstm32g070xx.h1015 #define ADC_AWD1TR_HT1_6 (0x040UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00400000 */ macro
1044 #define ADC_TR1_HT1_6 ADC_AWD1TR_HT1_6
Dstm32g031xx.h1036 #define ADC_AWD1TR_HT1_6 (0x040UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00400000 */ macro
1065 #define ADC_TR1_HT1_6 ADC_AWD1TR_HT1_6
Dstm32g041xx.h1083 #define ADC_AWD1TR_HT1_6 (0x040UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00400000 */ macro
1112 #define ADC_TR1_HT1_6 ADC_AWD1TR_HT1_6
Dstm32g051xx.h1099 #define ADC_AWD1TR_HT1_6 (0x040UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00400000 */ macro
1128 #define ADC_TR1_HT1_6 ADC_AWD1TR_HT1_6
Dstm32g061xx.h1146 #define ADC_AWD1TR_HT1_6 (0x040UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00400000 */ macro
1175 #define ADC_TR1_HT1_6 ADC_AWD1TR_HT1_6
Dstm32g071xx.h1148 #define ADC_AWD1TR_HT1_6 (0x040UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00400000 */ macro
1177 #define ADC_TR1_HT1_6 ADC_AWD1TR_HT1_6
Dstm32g081xx.h1195 #define ADC_AWD1TR_HT1_6 (0x040UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00400000 */ macro
1224 #define ADC_TR1_HT1_6 ADC_AWD1TR_HT1_6
Dstm32g0b0xx.h1097 #define ADC_AWD1TR_HT1_6 (0x040UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00400000 */ macro
1126 #define ADC_TR1_HT1_6 ADC_AWD1TR_HT1_6
Dstm32g0c1xx.h1362 #define ADC_AWD1TR_HT1_6 (0x040UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00400000 */ macro
1391 #define ADC_TR1_HT1_6 ADC_AWD1TR_HT1_6
Dstm32g0b1xx.h1315 #define ADC_AWD1TR_HT1_6 (0x040UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00400000 */ macro
1344 #define ADC_TR1_HT1_6 ADC_AWD1TR_HT1_6
/hal_stm32-latest/stm32cube/stm32wlxx/soc/
Dstm32wle4xx.h1322 #define ADC_AWD1TR_HT1_6 (0x040UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00400000 */ macro
1351 #define ADC_TR1_HT1_6 ADC_AWD1TR_HT1_6
Dstm32wle5xx.h1322 #define ADC_AWD1TR_HT1_6 (0x040UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00400000 */ macro
1351 #define ADC_TR1_HT1_6 ADC_AWD1TR_HT1_6
Dstm32wl5mxx.h1504 #define ADC_AWD1TR_HT1_6 (0x040UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00400000 */ macro
1533 #define ADC_TR1_HT1_6 ADC_AWD1TR_HT1_6
Dstm32wl54xx.h1504 #define ADC_AWD1TR_HT1_6 (0x040UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00400000 */ macro
1533 #define ADC_TR1_HT1_6 ADC_AWD1TR_HT1_6
Dstm32wl55xx.h1504 #define ADC_AWD1TR_HT1_6 (0x040UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00400000 */ macro
1533 #define ADC_TR1_HT1_6 ADC_AWD1TR_HT1_6
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h1441 #define ADC_AWD1TR_HT1_6 (0x040UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00400000 */ macro
Dstm32wba52xx.h1922 #define ADC_AWD1TR_HT1_6 (0x040UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00400000 */ macro
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h1238 #define ADC_AWD1TR_HT1_6 (0x040UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00400000 */ macro
Dstm32u083xx.h1391 #define ADC_AWD1TR_HT1_6 (0x040UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00400000 */ macro
Dstm32u073xx.h1355 #define ADC_AWD1TR_HT1_6 (0x040UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00400000 */ macro

12