Home
last modified time | relevance | path

Searched refs:ADC_AWD1TR_HT1_4 (Results 1 – 25 of 40) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c011xx.h946 #define ADC_AWD1TR_HT1_4 (0x010UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00100000 */ macro
975 #define ADC_TR1_HT1_4 ADC_AWD1TR_HT1_4
Dstm32c031xx.h950 #define ADC_AWD1TR_HT1_4 (0x010UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00100000 */ macro
979 #define ADC_TR1_HT1_4 ADC_AWD1TR_HT1_4
Dstm32c071xx.h1027 #define ADC_AWD1TR_HT1_4 (0x010UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00100000 */ macro
1056 #define ADC_TR1_HT1_4 ADC_AWD1TR_HT1_4
/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g030xx.h991 #define ADC_AWD1TR_HT1_4 (0x010UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00100000 */ macro
1020 #define ADC_TR1_HT1_4 ADC_AWD1TR_HT1_4
Dstm32g050xx.h1010 #define ADC_AWD1TR_HT1_4 (0x010UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00100000 */ macro
1039 #define ADC_TR1_HT1_4 ADC_AWD1TR_HT1_4
Dstm32g070xx.h1013 #define ADC_AWD1TR_HT1_4 (0x010UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00100000 */ macro
1042 #define ADC_TR1_HT1_4 ADC_AWD1TR_HT1_4
Dstm32g031xx.h1034 #define ADC_AWD1TR_HT1_4 (0x010UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00100000 */ macro
1063 #define ADC_TR1_HT1_4 ADC_AWD1TR_HT1_4
Dstm32g041xx.h1081 #define ADC_AWD1TR_HT1_4 (0x010UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00100000 */ macro
1110 #define ADC_TR1_HT1_4 ADC_AWD1TR_HT1_4
Dstm32g051xx.h1097 #define ADC_AWD1TR_HT1_4 (0x010UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00100000 */ macro
1126 #define ADC_TR1_HT1_4 ADC_AWD1TR_HT1_4
Dstm32g061xx.h1144 #define ADC_AWD1TR_HT1_4 (0x010UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00100000 */ macro
1173 #define ADC_TR1_HT1_4 ADC_AWD1TR_HT1_4
Dstm32g071xx.h1146 #define ADC_AWD1TR_HT1_4 (0x010UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00100000 */ macro
1175 #define ADC_TR1_HT1_4 ADC_AWD1TR_HT1_4
Dstm32g081xx.h1193 #define ADC_AWD1TR_HT1_4 (0x010UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00100000 */ macro
1222 #define ADC_TR1_HT1_4 ADC_AWD1TR_HT1_4
Dstm32g0b0xx.h1095 #define ADC_AWD1TR_HT1_4 (0x010UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00100000 */ macro
1124 #define ADC_TR1_HT1_4 ADC_AWD1TR_HT1_4
Dstm32g0c1xx.h1360 #define ADC_AWD1TR_HT1_4 (0x010UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00100000 */ macro
1389 #define ADC_TR1_HT1_4 ADC_AWD1TR_HT1_4
Dstm32g0b1xx.h1313 #define ADC_AWD1TR_HT1_4 (0x010UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00100000 */ macro
1342 #define ADC_TR1_HT1_4 ADC_AWD1TR_HT1_4
/hal_stm32-latest/stm32cube/stm32wlxx/soc/
Dstm32wle4xx.h1320 #define ADC_AWD1TR_HT1_4 (0x010UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00100000 */ macro
1349 #define ADC_TR1_HT1_4 ADC_AWD1TR_HT1_4
Dstm32wle5xx.h1320 #define ADC_AWD1TR_HT1_4 (0x010UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00100000 */ macro
1349 #define ADC_TR1_HT1_4 ADC_AWD1TR_HT1_4
Dstm32wl5mxx.h1502 #define ADC_AWD1TR_HT1_4 (0x010UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00100000 */ macro
1531 #define ADC_TR1_HT1_4 ADC_AWD1TR_HT1_4
Dstm32wl54xx.h1502 #define ADC_AWD1TR_HT1_4 (0x010UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00100000 */ macro
1531 #define ADC_TR1_HT1_4 ADC_AWD1TR_HT1_4
Dstm32wl55xx.h1502 #define ADC_AWD1TR_HT1_4 (0x010UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00100000 */ macro
1531 #define ADC_TR1_HT1_4 ADC_AWD1TR_HT1_4
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h1439 #define ADC_AWD1TR_HT1_4 (0x010UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00100000 */ macro
Dstm32wba52xx.h1920 #define ADC_AWD1TR_HT1_4 (0x010UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00100000 */ macro
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h1236 #define ADC_AWD1TR_HT1_4 (0x010UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00100000 */ macro
Dstm32u083xx.h1389 #define ADC_AWD1TR_HT1_4 (0x010UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00100000 */ macro
Dstm32u073xx.h1353 #define ADC_AWD1TR_HT1_4 (0x010UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00100000 */ macro

12