Home
last modified time | relevance | path

Searched refs:ADC_AWD1TR_HT1_3 (Results 1 – 25 of 40) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c011xx.h945 #define ADC_AWD1TR_HT1_3 (0x008UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00080000 */ macro
974 #define ADC_TR1_HT1_3 ADC_AWD1TR_HT1_3
Dstm32c031xx.h949 #define ADC_AWD1TR_HT1_3 (0x008UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00080000 */ macro
978 #define ADC_TR1_HT1_3 ADC_AWD1TR_HT1_3
Dstm32c071xx.h1026 #define ADC_AWD1TR_HT1_3 (0x008UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00080000 */ macro
1055 #define ADC_TR1_HT1_3 ADC_AWD1TR_HT1_3
/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g030xx.h990 #define ADC_AWD1TR_HT1_3 (0x008UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00080000 */ macro
1019 #define ADC_TR1_HT1_3 ADC_AWD1TR_HT1_3
Dstm32g050xx.h1009 #define ADC_AWD1TR_HT1_3 (0x008UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00080000 */ macro
1038 #define ADC_TR1_HT1_3 ADC_AWD1TR_HT1_3
Dstm32g070xx.h1012 #define ADC_AWD1TR_HT1_3 (0x008UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00080000 */ macro
1041 #define ADC_TR1_HT1_3 ADC_AWD1TR_HT1_3
Dstm32g031xx.h1033 #define ADC_AWD1TR_HT1_3 (0x008UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00080000 */ macro
1062 #define ADC_TR1_HT1_3 ADC_AWD1TR_HT1_3
Dstm32g041xx.h1080 #define ADC_AWD1TR_HT1_3 (0x008UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00080000 */ macro
1109 #define ADC_TR1_HT1_3 ADC_AWD1TR_HT1_3
Dstm32g051xx.h1096 #define ADC_AWD1TR_HT1_3 (0x008UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00080000 */ macro
1125 #define ADC_TR1_HT1_3 ADC_AWD1TR_HT1_3
Dstm32g061xx.h1143 #define ADC_AWD1TR_HT1_3 (0x008UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00080000 */ macro
1172 #define ADC_TR1_HT1_3 ADC_AWD1TR_HT1_3
Dstm32g071xx.h1145 #define ADC_AWD1TR_HT1_3 (0x008UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00080000 */ macro
1174 #define ADC_TR1_HT1_3 ADC_AWD1TR_HT1_3
Dstm32g081xx.h1192 #define ADC_AWD1TR_HT1_3 (0x008UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00080000 */ macro
1221 #define ADC_TR1_HT1_3 ADC_AWD1TR_HT1_3
Dstm32g0b0xx.h1094 #define ADC_AWD1TR_HT1_3 (0x008UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00080000 */ macro
1123 #define ADC_TR1_HT1_3 ADC_AWD1TR_HT1_3
Dstm32g0c1xx.h1359 #define ADC_AWD1TR_HT1_3 (0x008UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00080000 */ macro
1388 #define ADC_TR1_HT1_3 ADC_AWD1TR_HT1_3
Dstm32g0b1xx.h1312 #define ADC_AWD1TR_HT1_3 (0x008UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00080000 */ macro
1341 #define ADC_TR1_HT1_3 ADC_AWD1TR_HT1_3
/hal_stm32-latest/stm32cube/stm32wlxx/soc/
Dstm32wle4xx.h1319 #define ADC_AWD1TR_HT1_3 (0x008UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00080000 */ macro
1348 #define ADC_TR1_HT1_3 ADC_AWD1TR_HT1_3
Dstm32wle5xx.h1319 #define ADC_AWD1TR_HT1_3 (0x008UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00080000 */ macro
1348 #define ADC_TR1_HT1_3 ADC_AWD1TR_HT1_3
Dstm32wl5mxx.h1501 #define ADC_AWD1TR_HT1_3 (0x008UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00080000 */ macro
1530 #define ADC_TR1_HT1_3 ADC_AWD1TR_HT1_3
Dstm32wl54xx.h1501 #define ADC_AWD1TR_HT1_3 (0x008UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00080000 */ macro
1530 #define ADC_TR1_HT1_3 ADC_AWD1TR_HT1_3
Dstm32wl55xx.h1501 #define ADC_AWD1TR_HT1_3 (0x008UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00080000 */ macro
1530 #define ADC_TR1_HT1_3 ADC_AWD1TR_HT1_3
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h1438 #define ADC_AWD1TR_HT1_3 (0x008UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00080000 */ macro
Dstm32wba52xx.h1919 #define ADC_AWD1TR_HT1_3 (0x008UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00080000 */ macro
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h1235 #define ADC_AWD1TR_HT1_3 (0x008UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00080000 */ macro
Dstm32u083xx.h1388 #define ADC_AWD1TR_HT1_3 (0x008UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00080000 */ macro
Dstm32u073xx.h1352 #define ADC_AWD1TR_HT1_3 (0x008UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00080000 */ macro

12