Home
last modified time | relevance | path

Searched refs:ADC_AWD1TR_HT1_2 (Results 1 – 25 of 40) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c011xx.h944 #define ADC_AWD1TR_HT1_2 (0x004UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00040000 */ macro
973 #define ADC_TR1_HT1_2 ADC_AWD1TR_HT1_2
Dstm32c031xx.h948 #define ADC_AWD1TR_HT1_2 (0x004UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00040000 */ macro
977 #define ADC_TR1_HT1_2 ADC_AWD1TR_HT1_2
Dstm32c071xx.h1025 #define ADC_AWD1TR_HT1_2 (0x004UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00040000 */ macro
1054 #define ADC_TR1_HT1_2 ADC_AWD1TR_HT1_2
/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g030xx.h989 #define ADC_AWD1TR_HT1_2 (0x004UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00040000 */ macro
1018 #define ADC_TR1_HT1_2 ADC_AWD1TR_HT1_2
Dstm32g050xx.h1008 #define ADC_AWD1TR_HT1_2 (0x004UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00040000 */ macro
1037 #define ADC_TR1_HT1_2 ADC_AWD1TR_HT1_2
Dstm32g070xx.h1011 #define ADC_AWD1TR_HT1_2 (0x004UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00040000 */ macro
1040 #define ADC_TR1_HT1_2 ADC_AWD1TR_HT1_2
Dstm32g031xx.h1032 #define ADC_AWD1TR_HT1_2 (0x004UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00040000 */ macro
1061 #define ADC_TR1_HT1_2 ADC_AWD1TR_HT1_2
Dstm32g041xx.h1079 #define ADC_AWD1TR_HT1_2 (0x004UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00040000 */ macro
1108 #define ADC_TR1_HT1_2 ADC_AWD1TR_HT1_2
Dstm32g051xx.h1095 #define ADC_AWD1TR_HT1_2 (0x004UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00040000 */ macro
1124 #define ADC_TR1_HT1_2 ADC_AWD1TR_HT1_2
Dstm32g061xx.h1142 #define ADC_AWD1TR_HT1_2 (0x004UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00040000 */ macro
1171 #define ADC_TR1_HT1_2 ADC_AWD1TR_HT1_2
Dstm32g071xx.h1144 #define ADC_AWD1TR_HT1_2 (0x004UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00040000 */ macro
1173 #define ADC_TR1_HT1_2 ADC_AWD1TR_HT1_2
Dstm32g081xx.h1191 #define ADC_AWD1TR_HT1_2 (0x004UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00040000 */ macro
1220 #define ADC_TR1_HT1_2 ADC_AWD1TR_HT1_2
Dstm32g0b0xx.h1093 #define ADC_AWD1TR_HT1_2 (0x004UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00040000 */ macro
1122 #define ADC_TR1_HT1_2 ADC_AWD1TR_HT1_2
Dstm32g0c1xx.h1358 #define ADC_AWD1TR_HT1_2 (0x004UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00040000 */ macro
1387 #define ADC_TR1_HT1_2 ADC_AWD1TR_HT1_2
Dstm32g0b1xx.h1311 #define ADC_AWD1TR_HT1_2 (0x004UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00040000 */ macro
1340 #define ADC_TR1_HT1_2 ADC_AWD1TR_HT1_2
/hal_stm32-latest/stm32cube/stm32wlxx/soc/
Dstm32wle4xx.h1318 #define ADC_AWD1TR_HT1_2 (0x004UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00040000 */ macro
1347 #define ADC_TR1_HT1_2 ADC_AWD1TR_HT1_2
Dstm32wle5xx.h1318 #define ADC_AWD1TR_HT1_2 (0x004UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00040000 */ macro
1347 #define ADC_TR1_HT1_2 ADC_AWD1TR_HT1_2
Dstm32wl5mxx.h1500 #define ADC_AWD1TR_HT1_2 (0x004UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00040000 */ macro
1529 #define ADC_TR1_HT1_2 ADC_AWD1TR_HT1_2
Dstm32wl54xx.h1500 #define ADC_AWD1TR_HT1_2 (0x004UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00040000 */ macro
1529 #define ADC_TR1_HT1_2 ADC_AWD1TR_HT1_2
Dstm32wl55xx.h1500 #define ADC_AWD1TR_HT1_2 (0x004UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00040000 */ macro
1529 #define ADC_TR1_HT1_2 ADC_AWD1TR_HT1_2
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h1437 #define ADC_AWD1TR_HT1_2 (0x004UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00040000 */ macro
Dstm32wba52xx.h1918 #define ADC_AWD1TR_HT1_2 (0x004UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00040000 */ macro
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h1234 #define ADC_AWD1TR_HT1_2 (0x004UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00040000 */ macro
Dstm32u083xx.h1387 #define ADC_AWD1TR_HT1_2 (0x004UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00040000 */ macro
Dstm32u073xx.h1351 #define ADC_AWD1TR_HT1_2 (0x004UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00040000 */ macro

12