Home
last modified time | relevance | path

Searched refs:ADC_AWD1TR_HT1_11 (Results 1 – 25 of 40) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c011xx.h953 #define ADC_AWD1TR_HT1_11 (0x800UL << ADC_AWD1TR_HT1_Pos) /*!< 0x08000000 */ macro
982 #define ADC_TR1_HT1_11 ADC_AWD1TR_HT1_11
Dstm32c031xx.h957 #define ADC_AWD1TR_HT1_11 (0x800UL << ADC_AWD1TR_HT1_Pos) /*!< 0x08000000 */ macro
986 #define ADC_TR1_HT1_11 ADC_AWD1TR_HT1_11
Dstm32c071xx.h1034 #define ADC_AWD1TR_HT1_11 (0x800UL << ADC_AWD1TR_HT1_Pos) /*!< 0x08000000 */ macro
1063 #define ADC_TR1_HT1_11 ADC_AWD1TR_HT1_11
/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g030xx.h998 #define ADC_AWD1TR_HT1_11 (0x800UL << ADC_AWD1TR_HT1_Pos) /*!< 0x08000000 */ macro
1027 #define ADC_TR1_HT1_11 ADC_AWD1TR_HT1_11
Dstm32g050xx.h1017 #define ADC_AWD1TR_HT1_11 (0x800UL << ADC_AWD1TR_HT1_Pos) /*!< 0x08000000 */ macro
1046 #define ADC_TR1_HT1_11 ADC_AWD1TR_HT1_11
Dstm32g070xx.h1020 #define ADC_AWD1TR_HT1_11 (0x800UL << ADC_AWD1TR_HT1_Pos) /*!< 0x08000000 */ macro
1049 #define ADC_TR1_HT1_11 ADC_AWD1TR_HT1_11
Dstm32g031xx.h1041 #define ADC_AWD1TR_HT1_11 (0x800UL << ADC_AWD1TR_HT1_Pos) /*!< 0x08000000 */ macro
1070 #define ADC_TR1_HT1_11 ADC_AWD1TR_HT1_11
Dstm32g041xx.h1088 #define ADC_AWD1TR_HT1_11 (0x800UL << ADC_AWD1TR_HT1_Pos) /*!< 0x08000000 */ macro
1117 #define ADC_TR1_HT1_11 ADC_AWD1TR_HT1_11
Dstm32g051xx.h1104 #define ADC_AWD1TR_HT1_11 (0x800UL << ADC_AWD1TR_HT1_Pos) /*!< 0x08000000 */ macro
1133 #define ADC_TR1_HT1_11 ADC_AWD1TR_HT1_11
Dstm32g061xx.h1151 #define ADC_AWD1TR_HT1_11 (0x800UL << ADC_AWD1TR_HT1_Pos) /*!< 0x08000000 */ macro
1180 #define ADC_TR1_HT1_11 ADC_AWD1TR_HT1_11
Dstm32g071xx.h1153 #define ADC_AWD1TR_HT1_11 (0x800UL << ADC_AWD1TR_HT1_Pos) /*!< 0x08000000 */ macro
1182 #define ADC_TR1_HT1_11 ADC_AWD1TR_HT1_11
Dstm32g081xx.h1200 #define ADC_AWD1TR_HT1_11 (0x800UL << ADC_AWD1TR_HT1_Pos) /*!< 0x08000000 */ macro
1229 #define ADC_TR1_HT1_11 ADC_AWD1TR_HT1_11
Dstm32g0b0xx.h1102 #define ADC_AWD1TR_HT1_11 (0x800UL << ADC_AWD1TR_HT1_Pos) /*!< 0x08000000 */ macro
1131 #define ADC_TR1_HT1_11 ADC_AWD1TR_HT1_11
Dstm32g0c1xx.h1367 #define ADC_AWD1TR_HT1_11 (0x800UL << ADC_AWD1TR_HT1_Pos) /*!< 0x08000000 */ macro
1396 #define ADC_TR1_HT1_11 ADC_AWD1TR_HT1_11
Dstm32g0b1xx.h1320 #define ADC_AWD1TR_HT1_11 (0x800UL << ADC_AWD1TR_HT1_Pos) /*!< 0x08000000 */ macro
1349 #define ADC_TR1_HT1_11 ADC_AWD1TR_HT1_11
/hal_stm32-latest/stm32cube/stm32wlxx/soc/
Dstm32wle4xx.h1327 #define ADC_AWD1TR_HT1_11 (0x800UL << ADC_AWD1TR_HT1_Pos) /*!< 0x08000000 */ macro
1356 #define ADC_TR1_HT1_11 ADC_AWD1TR_HT1_11
Dstm32wle5xx.h1327 #define ADC_AWD1TR_HT1_11 (0x800UL << ADC_AWD1TR_HT1_Pos) /*!< 0x08000000 */ macro
1356 #define ADC_TR1_HT1_11 ADC_AWD1TR_HT1_11
Dstm32wl5mxx.h1509 #define ADC_AWD1TR_HT1_11 (0x800UL << ADC_AWD1TR_HT1_Pos) /*!< 0x08000000 */ macro
1538 #define ADC_TR1_HT1_11 ADC_AWD1TR_HT1_11
Dstm32wl54xx.h1509 #define ADC_AWD1TR_HT1_11 (0x800UL << ADC_AWD1TR_HT1_Pos) /*!< 0x08000000 */ macro
1538 #define ADC_TR1_HT1_11 ADC_AWD1TR_HT1_11
Dstm32wl55xx.h1509 #define ADC_AWD1TR_HT1_11 (0x800UL << ADC_AWD1TR_HT1_Pos) /*!< 0x08000000 */ macro
1538 #define ADC_TR1_HT1_11 ADC_AWD1TR_HT1_11
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h1446 #define ADC_AWD1TR_HT1_11 (0x800UL << ADC_AWD1TR_HT1_Pos) /*!< 0x08000000 */ macro
Dstm32wba52xx.h1927 #define ADC_AWD1TR_HT1_11 (0x800UL << ADC_AWD1TR_HT1_Pos) /*!< 0x08000000 */ macro
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h1243 #define ADC_AWD1TR_HT1_11 (0x800UL << ADC_AWD1TR_HT1_Pos) /*!< 0x08000000 */ macro
Dstm32u083xx.h1396 #define ADC_AWD1TR_HT1_11 (0x800UL << ADC_AWD1TR_HT1_Pos) /*!< 0x08000000 */ macro
Dstm32u073xx.h1360 #define ADC_AWD1TR_HT1_11 (0x800UL << ADC_AWD1TR_HT1_Pos) /*!< 0x08000000 */ macro

12