Home
last modified time | relevance | path

Searched refs:ADC_AWD1TR_HT1_10 (Results 1 – 25 of 40) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c011xx.h952 #define ADC_AWD1TR_HT1_10 (0x400UL << ADC_AWD1TR_HT1_Pos) /*!< 0x04000000 */ macro
981 #define ADC_TR1_HT1_10 ADC_AWD1TR_HT1_10
Dstm32c031xx.h956 #define ADC_AWD1TR_HT1_10 (0x400UL << ADC_AWD1TR_HT1_Pos) /*!< 0x04000000 */ macro
985 #define ADC_TR1_HT1_10 ADC_AWD1TR_HT1_10
Dstm32c071xx.h1033 #define ADC_AWD1TR_HT1_10 (0x400UL << ADC_AWD1TR_HT1_Pos) /*!< 0x04000000 */ macro
1062 #define ADC_TR1_HT1_10 ADC_AWD1TR_HT1_10
/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g030xx.h997 #define ADC_AWD1TR_HT1_10 (0x400UL << ADC_AWD1TR_HT1_Pos) /*!< 0x04000000 */ macro
1026 #define ADC_TR1_HT1_10 ADC_AWD1TR_HT1_10
Dstm32g050xx.h1016 #define ADC_AWD1TR_HT1_10 (0x400UL << ADC_AWD1TR_HT1_Pos) /*!< 0x04000000 */ macro
1045 #define ADC_TR1_HT1_10 ADC_AWD1TR_HT1_10
Dstm32g070xx.h1019 #define ADC_AWD1TR_HT1_10 (0x400UL << ADC_AWD1TR_HT1_Pos) /*!< 0x04000000 */ macro
1048 #define ADC_TR1_HT1_10 ADC_AWD1TR_HT1_10
Dstm32g031xx.h1040 #define ADC_AWD1TR_HT1_10 (0x400UL << ADC_AWD1TR_HT1_Pos) /*!< 0x04000000 */ macro
1069 #define ADC_TR1_HT1_10 ADC_AWD1TR_HT1_10
Dstm32g041xx.h1087 #define ADC_AWD1TR_HT1_10 (0x400UL << ADC_AWD1TR_HT1_Pos) /*!< 0x04000000 */ macro
1116 #define ADC_TR1_HT1_10 ADC_AWD1TR_HT1_10
Dstm32g051xx.h1103 #define ADC_AWD1TR_HT1_10 (0x400UL << ADC_AWD1TR_HT1_Pos) /*!< 0x04000000 */ macro
1132 #define ADC_TR1_HT1_10 ADC_AWD1TR_HT1_10
Dstm32g061xx.h1150 #define ADC_AWD1TR_HT1_10 (0x400UL << ADC_AWD1TR_HT1_Pos) /*!< 0x04000000 */ macro
1179 #define ADC_TR1_HT1_10 ADC_AWD1TR_HT1_10
Dstm32g071xx.h1152 #define ADC_AWD1TR_HT1_10 (0x400UL << ADC_AWD1TR_HT1_Pos) /*!< 0x04000000 */ macro
1181 #define ADC_TR1_HT1_10 ADC_AWD1TR_HT1_10
Dstm32g081xx.h1199 #define ADC_AWD1TR_HT1_10 (0x400UL << ADC_AWD1TR_HT1_Pos) /*!< 0x04000000 */ macro
1228 #define ADC_TR1_HT1_10 ADC_AWD1TR_HT1_10
Dstm32g0b0xx.h1101 #define ADC_AWD1TR_HT1_10 (0x400UL << ADC_AWD1TR_HT1_Pos) /*!< 0x04000000 */ macro
1130 #define ADC_TR1_HT1_10 ADC_AWD1TR_HT1_10
Dstm32g0c1xx.h1366 #define ADC_AWD1TR_HT1_10 (0x400UL << ADC_AWD1TR_HT1_Pos) /*!< 0x04000000 */ macro
1395 #define ADC_TR1_HT1_10 ADC_AWD1TR_HT1_10
Dstm32g0b1xx.h1319 #define ADC_AWD1TR_HT1_10 (0x400UL << ADC_AWD1TR_HT1_Pos) /*!< 0x04000000 */ macro
1348 #define ADC_TR1_HT1_10 ADC_AWD1TR_HT1_10
/hal_stm32-latest/stm32cube/stm32wlxx/soc/
Dstm32wle4xx.h1326 #define ADC_AWD1TR_HT1_10 (0x400UL << ADC_AWD1TR_HT1_Pos) /*!< 0x04000000 */ macro
1355 #define ADC_TR1_HT1_10 ADC_AWD1TR_HT1_10
Dstm32wle5xx.h1326 #define ADC_AWD1TR_HT1_10 (0x400UL << ADC_AWD1TR_HT1_Pos) /*!< 0x04000000 */ macro
1355 #define ADC_TR1_HT1_10 ADC_AWD1TR_HT1_10
Dstm32wl5mxx.h1508 #define ADC_AWD1TR_HT1_10 (0x400UL << ADC_AWD1TR_HT1_Pos) /*!< 0x04000000 */ macro
1537 #define ADC_TR1_HT1_10 ADC_AWD1TR_HT1_10
Dstm32wl54xx.h1508 #define ADC_AWD1TR_HT1_10 (0x400UL << ADC_AWD1TR_HT1_Pos) /*!< 0x04000000 */ macro
1537 #define ADC_TR1_HT1_10 ADC_AWD1TR_HT1_10
Dstm32wl55xx.h1508 #define ADC_AWD1TR_HT1_10 (0x400UL << ADC_AWD1TR_HT1_Pos) /*!< 0x04000000 */ macro
1537 #define ADC_TR1_HT1_10 ADC_AWD1TR_HT1_10
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h1445 #define ADC_AWD1TR_HT1_10 (0x400UL << ADC_AWD1TR_HT1_Pos) /*!< 0x04000000 */ macro
Dstm32wba52xx.h1926 #define ADC_AWD1TR_HT1_10 (0x400UL << ADC_AWD1TR_HT1_Pos) /*!< 0x04000000 */ macro
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h1242 #define ADC_AWD1TR_HT1_10 (0x400UL << ADC_AWD1TR_HT1_Pos) /*!< 0x04000000 */ macro
Dstm32u083xx.h1395 #define ADC_AWD1TR_HT1_10 (0x400UL << ADC_AWD1TR_HT1_Pos) /*!< 0x04000000 */ macro
Dstm32u073xx.h1359 #define ADC_AWD1TR_HT1_10 (0x400UL << ADC_AWD1TR_HT1_Pos) /*!< 0x04000000 */ macro

12