Home
last modified time | relevance | path

Searched refs:ADC_AWD1TR_HT1_1 (Results 1 – 25 of 40) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c011xx.h943 #define ADC_AWD1TR_HT1_1 (0x002UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00020000 */ macro
972 #define ADC_TR1_HT1_1 ADC_AWD1TR_HT1_1
Dstm32c031xx.h947 #define ADC_AWD1TR_HT1_1 (0x002UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00020000 */ macro
976 #define ADC_TR1_HT1_1 ADC_AWD1TR_HT1_1
Dstm32c071xx.h1024 #define ADC_AWD1TR_HT1_1 (0x002UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00020000 */ macro
1053 #define ADC_TR1_HT1_1 ADC_AWD1TR_HT1_1
/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g030xx.h988 #define ADC_AWD1TR_HT1_1 (0x002UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00020000 */ macro
1017 #define ADC_TR1_HT1_1 ADC_AWD1TR_HT1_1
Dstm32g050xx.h1007 #define ADC_AWD1TR_HT1_1 (0x002UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00020000 */ macro
1036 #define ADC_TR1_HT1_1 ADC_AWD1TR_HT1_1
Dstm32g070xx.h1010 #define ADC_AWD1TR_HT1_1 (0x002UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00020000 */ macro
1039 #define ADC_TR1_HT1_1 ADC_AWD1TR_HT1_1
Dstm32g031xx.h1031 #define ADC_AWD1TR_HT1_1 (0x002UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00020000 */ macro
1060 #define ADC_TR1_HT1_1 ADC_AWD1TR_HT1_1
Dstm32g041xx.h1078 #define ADC_AWD1TR_HT1_1 (0x002UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00020000 */ macro
1107 #define ADC_TR1_HT1_1 ADC_AWD1TR_HT1_1
Dstm32g051xx.h1094 #define ADC_AWD1TR_HT1_1 (0x002UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00020000 */ macro
1123 #define ADC_TR1_HT1_1 ADC_AWD1TR_HT1_1
Dstm32g061xx.h1141 #define ADC_AWD1TR_HT1_1 (0x002UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00020000 */ macro
1170 #define ADC_TR1_HT1_1 ADC_AWD1TR_HT1_1
Dstm32g071xx.h1143 #define ADC_AWD1TR_HT1_1 (0x002UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00020000 */ macro
1172 #define ADC_TR1_HT1_1 ADC_AWD1TR_HT1_1
Dstm32g081xx.h1190 #define ADC_AWD1TR_HT1_1 (0x002UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00020000 */ macro
1219 #define ADC_TR1_HT1_1 ADC_AWD1TR_HT1_1
Dstm32g0b0xx.h1092 #define ADC_AWD1TR_HT1_1 (0x002UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00020000 */ macro
1121 #define ADC_TR1_HT1_1 ADC_AWD1TR_HT1_1
Dstm32g0c1xx.h1357 #define ADC_AWD1TR_HT1_1 (0x002UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00020000 */ macro
1386 #define ADC_TR1_HT1_1 ADC_AWD1TR_HT1_1
Dstm32g0b1xx.h1310 #define ADC_AWD1TR_HT1_1 (0x002UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00020000 */ macro
1339 #define ADC_TR1_HT1_1 ADC_AWD1TR_HT1_1
/hal_stm32-latest/stm32cube/stm32wlxx/soc/
Dstm32wle4xx.h1317 #define ADC_AWD1TR_HT1_1 (0x002UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00020000 */ macro
1346 #define ADC_TR1_HT1_1 ADC_AWD1TR_HT1_1
Dstm32wle5xx.h1317 #define ADC_AWD1TR_HT1_1 (0x002UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00020000 */ macro
1346 #define ADC_TR1_HT1_1 ADC_AWD1TR_HT1_1
Dstm32wl5mxx.h1499 #define ADC_AWD1TR_HT1_1 (0x002UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00020000 */ macro
1528 #define ADC_TR1_HT1_1 ADC_AWD1TR_HT1_1
Dstm32wl54xx.h1499 #define ADC_AWD1TR_HT1_1 (0x002UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00020000 */ macro
1528 #define ADC_TR1_HT1_1 ADC_AWD1TR_HT1_1
Dstm32wl55xx.h1499 #define ADC_AWD1TR_HT1_1 (0x002UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00020000 */ macro
1528 #define ADC_TR1_HT1_1 ADC_AWD1TR_HT1_1
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h1436 #define ADC_AWD1TR_HT1_1 (0x002UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00020000 */ macro
Dstm32wba52xx.h1917 #define ADC_AWD1TR_HT1_1 (0x002UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00020000 */ macro
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h1233 #define ADC_AWD1TR_HT1_1 (0x002UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00020000 */ macro
Dstm32u083xx.h1386 #define ADC_AWD1TR_HT1_1 (0x002UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00020000 */ macro
Dstm32u073xx.h1350 #define ADC_AWD1TR_HT1_1 (0x002UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00020000 */ macro

12