Home
last modified time | relevance | path

Searched refs:ADC_AWD1TR_HT1_0 (Results 1 – 25 of 40) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c011xx.h942 #define ADC_AWD1TR_HT1_0 (0x001UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00010000 */ macro
971 #define ADC_TR1_HT1_0 ADC_AWD1TR_HT1_0
Dstm32c031xx.h946 #define ADC_AWD1TR_HT1_0 (0x001UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00010000 */ macro
975 #define ADC_TR1_HT1_0 ADC_AWD1TR_HT1_0
Dstm32c071xx.h1023 #define ADC_AWD1TR_HT1_0 (0x001UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00010000 */ macro
1052 #define ADC_TR1_HT1_0 ADC_AWD1TR_HT1_0
/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g030xx.h987 #define ADC_AWD1TR_HT1_0 (0x001UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00010000 */ macro
1016 #define ADC_TR1_HT1_0 ADC_AWD1TR_HT1_0
Dstm32g050xx.h1006 #define ADC_AWD1TR_HT1_0 (0x001UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00010000 */ macro
1035 #define ADC_TR1_HT1_0 ADC_AWD1TR_HT1_0
Dstm32g070xx.h1009 #define ADC_AWD1TR_HT1_0 (0x001UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00010000 */ macro
1038 #define ADC_TR1_HT1_0 ADC_AWD1TR_HT1_0
Dstm32g031xx.h1030 #define ADC_AWD1TR_HT1_0 (0x001UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00010000 */ macro
1059 #define ADC_TR1_HT1_0 ADC_AWD1TR_HT1_0
Dstm32g041xx.h1077 #define ADC_AWD1TR_HT1_0 (0x001UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00010000 */ macro
1106 #define ADC_TR1_HT1_0 ADC_AWD1TR_HT1_0
Dstm32g051xx.h1093 #define ADC_AWD1TR_HT1_0 (0x001UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00010000 */ macro
1122 #define ADC_TR1_HT1_0 ADC_AWD1TR_HT1_0
Dstm32g061xx.h1140 #define ADC_AWD1TR_HT1_0 (0x001UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00010000 */ macro
1169 #define ADC_TR1_HT1_0 ADC_AWD1TR_HT1_0
Dstm32g071xx.h1142 #define ADC_AWD1TR_HT1_0 (0x001UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00010000 */ macro
1171 #define ADC_TR1_HT1_0 ADC_AWD1TR_HT1_0
Dstm32g081xx.h1189 #define ADC_AWD1TR_HT1_0 (0x001UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00010000 */ macro
1218 #define ADC_TR1_HT1_0 ADC_AWD1TR_HT1_0
Dstm32g0b0xx.h1091 #define ADC_AWD1TR_HT1_0 (0x001UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00010000 */ macro
1120 #define ADC_TR1_HT1_0 ADC_AWD1TR_HT1_0
Dstm32g0c1xx.h1356 #define ADC_AWD1TR_HT1_0 (0x001UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00010000 */ macro
1385 #define ADC_TR1_HT1_0 ADC_AWD1TR_HT1_0
Dstm32g0b1xx.h1309 #define ADC_AWD1TR_HT1_0 (0x001UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00010000 */ macro
1338 #define ADC_TR1_HT1_0 ADC_AWD1TR_HT1_0
/hal_stm32-latest/stm32cube/stm32wlxx/soc/
Dstm32wle4xx.h1316 #define ADC_AWD1TR_HT1_0 (0x001UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00010000 */ macro
1345 #define ADC_TR1_HT1_0 ADC_AWD1TR_HT1_0
Dstm32wle5xx.h1316 #define ADC_AWD1TR_HT1_0 (0x001UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00010000 */ macro
1345 #define ADC_TR1_HT1_0 ADC_AWD1TR_HT1_0
Dstm32wl5mxx.h1498 #define ADC_AWD1TR_HT1_0 (0x001UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00010000 */ macro
1527 #define ADC_TR1_HT1_0 ADC_AWD1TR_HT1_0
Dstm32wl54xx.h1498 #define ADC_AWD1TR_HT1_0 (0x001UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00010000 */ macro
1527 #define ADC_TR1_HT1_0 ADC_AWD1TR_HT1_0
Dstm32wl55xx.h1498 #define ADC_AWD1TR_HT1_0 (0x001UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00010000 */ macro
1527 #define ADC_TR1_HT1_0 ADC_AWD1TR_HT1_0
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h1435 #define ADC_AWD1TR_HT1_0 (0x001UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00010000 */ macro
Dstm32wba52xx.h1916 #define ADC_AWD1TR_HT1_0 (0x001UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00010000 */ macro
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h1232 #define ADC_AWD1TR_HT1_0 (0x001UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00010000 */ macro
Dstm32u083xx.h1385 #define ADC_AWD1TR_HT1_0 (0x001UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00010000 */ macro
Dstm32u073xx.h1349 #define ADC_AWD1TR_HT1_0 (0x001UL << ADC_AWD1TR_HT1_Pos) /*!< 0x00010000 */ macro

12