Home
last modified time | relevance | path

Searched refs:MPU_RASR_XN_Msk (Results 1 – 8 of 8) sorted by relevance

/Zephyr-latest/samples/application_development/code_relocation_nocopy/src/
Dmain.c34 if (MPU->RASR & MPU_RASR_XN_Msk) { in disable_mpu_rasr_xn()
35 MPU->RASR ^= MPU_RASR_XN_Msk; in disable_mpu_rasr_xn()
/Zephyr-latest/soc/xlnx/zynqmp/
Darm_mpu_regions.c15 | MPU_RASR_XN_Msk) \
30 | MPU_RASR_XN_Msk) \
/Zephyr-latest/soc/renode/cortex_r8_virtual/
Darm_mpu_regions.c16 | MPU_RASR_XN_Msk) \
31 | MPU_RASR_XN_Msk) \
/Zephyr-latest/tests/application_development/code_relocation/src/
Dmain.c34 if (MPU->RASR & MPU_RASR_XN_Msk) { in disable_mpu_rasr_xn()
35 MPU->RASR ^= MPU_RASR_XN_Msk; in disable_mpu_rasr_xn()
/Zephyr-latest/soc/infineon/cat1b/cyw20829/
Dsoc.c80 if (MPU->RASR & MPU_RASR_XN_Msk) { in disable_mpu_rasr_xn()
81 MPU->RASR ^= MPU_RASR_XN_Msk; in disable_mpu_rasr_xn()
/Zephyr-latest/soc/st/stm32/stm32h7x/
Dmpu_regions.c22 MPU_RASR_XN_Msk | P_RW_U_NA_Msk) }),
/Zephyr-latest/include/zephyr/arch/arm/mpu/
Darm_mpu_v7m.h46 #define NOT_EXEC MPU_RASR_XN_Msk
127 IF_ENABLED(CONFIG_XIP, (MPU_RASR_XN_Msk |)) size | P_RW_U_NA_Msk) \
132 MPU_RASR_XN_Msk | size | P_RW_U_NA_Msk) \
/Zephyr-latest/include/zephyr/arch/arm/cortex_a_r/
Dmpu.h18 #define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) macro