Home
last modified time | relevance | path

Searched refs:I2S1_INTR_SOURCE (Results 1 – 7 of 7) sorted by relevance

/Zephyr-latest/include/zephyr/dt-bindings/interrupt-controller/
Desp-esp32c3-intmux.h30 #define I2S1_INTR_SOURCE 20 macro
Desp-xtensa-intmux.h43 #define I2S1_INTR_SOURCE 33 /* I2S1, level */ macro
Desp-esp32c6-intmux.h51 #define I2S1_INTR_SOURCE 41 /* interrupt of I2S1, level*/ macro
Desp32s3-xtensa-intmux.h35 #define I2S1_INTR_SOURCE 26 /* interrupt of I2S1, level*/ macro
Desp32s2-xtensa-intmux.h46 #define I2S1_INTR_SOURCE 36 /* I2S1, level */ macro
/Zephyr-latest/dts/riscv/espressif/esp32c3/
Desp32c3_common.dtsi185 interrupts = <I2S1_INTR_SOURCE IRQ_DEFAULT_PRIORITY 0>;
/Zephyr-latest/dts/xtensa/espressif/esp32s3/
Desp32s3_common.dtsi315 interrupts = <I2S1_INTR_SOURCE IRQ_DEFAULT_PRIORITY 0>;