Searched full:transfers (Results 1 – 25 of 226) sorted by relevance
12345678910
| /Zephyr-latest/include/zephyr/drivers/dma/ |
| D | dma_mcux_lpc.h | 18 * request line associated with this channel is used to pace DMA transfers.
46 * up to 1024 transfers in BURSTPOWER. The value set here will result in
47 * 2^BURSTPOWER transfers occurring. So for BURSTPOWER=3, 8 transfers would
|
| /Zephyr-latest/drivers/mipi_dbi/ |
| D | Kconfig.nxp_lcdic | 16 bool "Use DMA for transfers with LCDIC driver"
19 Use DMA for transfers when sending data with the LCDIC driver.
|
| /Zephyr-latest/dts/bindings/dma/ |
| D | gd,gd32-dma.yaml | 17 - 0x0: no address increment between transfers
18 - 0x1: increment address between transfers
21 - 0x0: no address increase between transfers
22 - 0x1: increase address between transfers
|
| D | st,stm32u5-dma.yaml | 31 0x0: no address increment between transfers
32 0x1: increment address between transfers
34 0x0: no address increment between transfers
35 0x1: increment address between transfers
|
| D | andestech,atcdmac300.yaml | 41 0x0: no address increment between transfers
42 0x1: increment address between transfers
44 0x0: no address increment between transfers
45 0x1: increment address between transfers
|
| D | gd,gd32-dma-v1.yaml | 19 - 0x0: no address increment between transfers
20 - 0x1: increment address between transfers
23 - 0x0: no address increase between transfers
24 - 0x1: increase address between transfers
80 A single burst transfer transfers [(4 * fifo-threshold)] bytes using with DMA's FIFO.
|
| D | st,stm32-dma-v1.yaml | 14 this value is 0 for Memory-to-memory transfers
25 0x0: STM32_DMA_PERIPH_NO_INC: no address increment between transfers
26 0x1: STM32_DMA_PERIPH_INC: increment address between transfers
28 0x0: STM32_DMA_MEM_NO_INC: no address increment between transfers
29 0x1: STM32_DMA_MEM_INC: increment address between transfers
|
| D | st,stm32-dma-v2.yaml | 17 this value is 0 for Memory-to-memory transfers
32 0x0: STM32_DMA_PERIPH_NO_INC: no address increment between transfers
33 0x1: STM32_DMA_PERIPH_INC: increment address between transfers
35 0x0: STM32_DMA_MEM_NO_INC: no address increment between transfers
36 0x1: STM32_DMA_MEM_INC: increment address between transfers
|
| D | st,stm32-dmamux.yaml | 21 0x0: no address increment between transfers
22 0x1: increment address between transfers
24 0x0: no address increment between transfers
25 0x1: increment address between transfers
|
| D | st,stm32-bdma.yaml | 23 0x0: no address increment between transfers
24 0x1: increment address between transfers
26 0x0: no address increment between transfers
27 0x1: increment address between transfers
|
| D | st,stm32-dma-v2bis.yaml | 26 0x0: STM32_DMA_PERIPH_NO_INC: no address increment between transfers
27 0x1: STM32_DMA_PERIPH_INC: increment address between transfers
29 0x0: STM32_DMA_MEM_NO_INC: no address increment between transfers
30 0x1: STM32_DMA_MEM_INC: increment address between transfers
|
| /Zephyr-latest/drivers/i2c/ |
| D | Kconfig.sc18im704 | 23 bool "Verify SC18IM704 I2C transfers"
26 Verify the I2C state register after I2C transfers to detect errors.
|
| D | Kconfig.max32 | 19 transfers.
26 Use DMA for MAX32 MCU I2C controller mode transfers.
|
| D | Kconfig.dw | 24 data transfers. All Tx operations are done using dma channel 0 and
|
| /Zephyr-latest/drivers/usb/uhc/ |
| D | Kconfig | 15 int "Number of transfers in the pool"
19 Number of UHC transfers available.
|
| /Zephyr-latest/dts/bindings/i3c/ |
| D | i3c-controller.yaml | 23 Frequency of the SCL signal used for I3C transfers. When undefined,
29 Frequency of the SCL signal used for I2C transfers. When undefined
|
| /Zephyr-latest/samples/drivers/audio/dmic/ |
| D | README.rst | 5 Perform PDM transfers using different configurations.
12 It performs two PDM transfers with different configurations (using one channel
|
| /Zephyr-latest/samples/drivers/i2c/rtio_loopback/ |
| D | README.rst | 5 Perform I2C transfers between I2C controller and custom I2C target using RTIO.
10 This sample demonstrates how to perform I2C transfers, synchronously and async
|
| /Zephyr-latest/drivers/dma/ |
| D | dma_pl330.h | 19 * b0001 = 2 data transfers
20 * b0010 = 3 data transfers
23 * b1111 = 16 data transfers
|
| /Zephyr-latest/samples/drivers/spi_flash/boards/ |
| D | b_u585i_iot02a.overlay | 8 /* channel 12-15 are for transfers to/from external memories */
|
| /Zephyr-latest/doc/connectivity/bluetooth/api/mesh/ |
| D | dfu_cli.rst | 8 transfers.
|
| /Zephyr-latest/tests/drivers/dma/chan_blen_transfer/ |
| D | Kconfig | 26 bool "Enable loop transfers of 16-beat bursts"
|
| /Zephyr-latest/drivers/spi/ |
| D | Kconfig.smartbond | 19 synchronous transfers.
|
| D | Kconfig.xmc4xxx | 25 Enables DMA for SPI transfers.
|
| /Zephyr-latest/drivers/video/ |
| D | Kconfig.emul_imager | 16 driver uses to simulate MIPI transfers. This is the first field of
|
12345678910
