| /Zephyr-latest/soc/atmel/sam0/common/ |
| D | soc_port.c | 16 int soc_port_pinmux_set(PortGroup *pg, uint32_t pin, uint32_t func) in soc_port_pinmux_set() argument
26 pg->PMUX[idx].bit.PMUXO = func; in soc_port_pinmux_set()
28 pg->PMUX[idx].bit.PMUXE = func; in soc_port_pinmux_set()
30 pg->PINCFG[pin].bit.PMUXEN = 1; in soc_port_pinmux_set()
37 PortGroup *pg = pin->regs; in soc_port_configure() local
43 pg->PINCFG[pin->pinum] = pincfg; in soc_port_configure()
44 pg->DIRCLR.reg = (1 << pin->pinum); in soc_port_configure()
45 pg->OUTCLR.reg = (1 << pin->pinum); in soc_port_configure()
48 soc_port_pinmux_set(pg, pin->pinum, func); in soc_port_configure()
54 pg->OUTSET.reg = (1 << pin->pinum); in soc_port_configure()
[all …]
|
| D | soc_port.h | 86 * @param pg PortGroup register
90 int soc_port_pinmux_set(PortGroup *pg, uint32_t pin, uint32_t func);
|
| /Zephyr-latest/soc/microchip/mec/mec15xx/ |
| D | soc.c | 21 GIRQ_Type *pg; in soc_ecia_init() local
34 pg = &ECIA_REGS->GIRQ08; in soc_ecia_init()
36 pg->EN_CLR = 0xFFFFFFFFul; in soc_ecia_init()
37 pg->SRC = 0xFFFFFFFFul; in soc_ecia_init()
38 pg++; in soc_ecia_init()
|
| /Zephyr-latest/dts/bindings/net/wireless/ |
| D | nordic,nrf21540-fem.yaml | 100 Settling time in microseconds from state PG to TX.
109 Settling time in microseconds from state PG to RX.
118 Settling time in microseconds from state PD to PG.
127 Power-off time in microseconds when changing from RX or TX to PG.
|
| /Zephyr-latest/boards/shields/waveshare_ups/ |
| D | waveshare_pico_ups_b.overlay | 13 pg = <3>;
|
| /Zephyr-latest/samples/sensor/ina219/boards/ |
| D | blackpill_f411ce.overlay | 17 pg = <0>;
|
| /Zephyr-latest/cmake/linker/ld/gcc/ |
| D | linker_flags.cmake | 10 check_set_linker_property(TARGET linker APPEND PROPERTY gprof -pg)
|
| /Zephyr-latest/drivers/sensor/ti/ina219/ |
| D | ina219.c | 85 (cfg->pg & INA219_PG_MASK) << INA219_PG_SHIFT | in ina219_set_config()
293 .pg = DT_INST_PROP(n, pg), \
|
| D | ina219.h | 53 uint8_t pg; member
|
| /Zephyr-latest/drivers/flash/ |
| D | flash_stm32g0x.c | 86 /* Set the PG bit */ in write_dword()
99 /* Clear the PG bit */ in write_dword()
|
| D | flash_stm32l4x.c | 113 /* Set the PG bit */ in write_dword()
126 /* Clear the PG bit */ in write_dword()
|
| D | flash_stm32g4x.c | 120 /* Set the PG bit */ in write_dword()
133 /* Clear the PG bit */ in write_dword()
|
| D | flash_stm32wbx.c | 159 /* Set the PG bit */ in write_dword()
196 /* Clear the PG bit */ in write_dword()
|
| D | flash_stm32f2x.c | 84 /* Clear the PG bit */ in write_byte()
|
| D | flash_stm32f1x.c | 97 /* Clear the PG bit */ in write_disable()
|
| D | flash_stm32h7x.c | 426 /* Set the PG bit */
446 /* Clear the PG bit */
|
| /Zephyr-latest/dts/bindings/sensor/ |
| D | ti,ina219.yaml | 37 pg:
|
| /Zephyr-latest/boards/intel/ish/doc/ |
| D | index.rst | 19 - 8KB AON RF space for code resident during deep D0i2/3 PG states.
|
| /Zephyr-latest/include/zephyr/dt-bindings/pinctrl/ |
| D | numaker-m46x-pinctrl.h | 1628 /* PG.0 MFP */
1638 /* PG.1 MFP */
1649 /* PG.2 MFP */
1659 /* PG.3 MFP */
1669 /* PG.4 MFP */
1676 /* PG.5 MFP */
1685 /* PG.6 MFP */
1694 /* PG.7 MFP */
1703 /* PG.8 MFP */
1712 /* PG.9 MFP */
[all …]
|
| /Zephyr-latest/arch/posix/ |
| D | CMakeLists.txt | 139 target_link_options(native_simulator INTERFACE "-pg")
|
| /Zephyr-latest/drivers/audio/ |
| D | tlv320dac310x.c | 193 LOG_DBG("WR PG:%u REG:%02u VAL:0x%02x", in codec_write_reg()
210 LOG_DBG("RD PG:%u REG:%02u VAL:0x%02x", in codec_read_reg()
|
| /Zephyr-latest/cmake/compiler/gcc/ |
| D | compiler_flags.cmake | 226 set_compiler_property(PROPERTY gprof -pg)
|
| /Zephyr-latest/arch/x86/core/ia32/ |
| D | crt0.S | 87 /* Enable paging (CR0.PG, bit 31) / write protect (CR0.WP, bit 16) */
|
| /Zephyr-latest/soc/intel/intel_adsp/ace/ |
| D | power.c | 111 * proper cpu restore after PG.
|
| /Zephyr-latest/dts/arm/nxp/ |
| D | nxp_rt11xx_cm4.dtsi | 38 * GPIO3, see pg. 1410 of RT1170 ref manual for example
|
