/Zephyr-latest/doc/kernel/memory_management/ |
D | shared_multi_heap.rst | 3 Shared Multi Heap 6 The shared multi-heap memory pool manager uses the multi-heap allocator to 8 attributes (cacheable, non-cacheable, etc...). 10 All the different regions can be added at run-time to the shared multi-heap 16 1. At boot time some platform code initialize the shared multi-heap framework 22 structure. This structure is also carrying an opaque and user-defined 26 .. code-block:: c 28 // Init the shared multi-heap pool 50 // Add a non-cacheable region 67 .. code-block:: c [all …]
|
/Zephyr-latest/boards/ezurio/bl5340_dvk/ |
D | bl5340_dvk_nrf5340_cpuapp_partition_conf.dtsi | 2 * Copyright (c) 2019-2020 Nordic Semiconductor ASA 5 * SPDX-License-Identifier: Apache-2.0 11 * Zephyr build for BL5340 with ARM TrustZone-M support 12 * implies building Secure and Non-Secure Zephyr images. 18 * Non-Secure image will be placed in slot0_ns, and use 22 * the beginning of the Non-Secure image (not its size). 42 * ARM TrustZone-M support 43 * - Lowest 256 kB SRAM allocated to Secure image (sram0_s) 44 * - Middle 192 kB allocated to Non-Secure image (sram0_ns) 45 * - Upper 64 kB SRAM allocated as Shared memory (sram0_shared) [all …]
|
/Zephyr-latest/drivers/tee/optee/ |
D | optee_rpc_cmd.h | 1 /* SPDX-License-Identifier: BSD-2-Clause */ 3 * Copyright (c) 2016-2021, Linaro Limited 14 * RPC communication with tee-supplicant is reversed compared to normal 23 * 1970-01-01 00:00:00 +0000 (UTC). 39 * which instead is sent via a non-secure interrupt. 61 * Allocate a piece of shared memory 70 /* Memory that can be shared with a non-secure user space application */ 72 /* Memory only shared with non-secure kernel */ 76 * Free shared memory previously allocated with OPTEE_RPC_CMD_SHM_ALLOC 80 * [in] value[0].b Value of shared memory reference or cookie
|
D | optee_smc.h | 1 /* SPDX-License-Identifier: BSD-2-Clause */ 3 * Copyright (c) 2015-2021, Linaro Limited 11 * This file is exported by OP-TEE and is in kept in sync between secure 70 * Normal cached memory (write-back), shareable for SMP systems and not 78 * 32-bit registers. 86 * 384fb3e0-e7f8-11e3-af63-0002a5d5c51b. 110 * Used by non-secure world to figure out which Trusted OS is installed. 113 * Returns UUID in a0-4 in the same way as OPTEE_SMC_CALLS_UID 123 * Used by non-secure world to figure out which version of the Trusted OS 127 * Returns revision in a0-1 in the same way as OPTEE_SMC_CALLS_REVISION [all …]
|
D | optee_msg.h | 1 /* SPDX-License-Identifier: BSD-2-Clause */ 3 * Copyright (c) 2015-2020, Linaro Limited 15 * This file defines the OP-TEE message protocol used to communicate 16 * with an instance of OP-TEE running in secure world. 20 * Part 1 - formatting of messages 48 * Pointer to a list of pages used to register user-defined SHM buffer. 51 * list of page addresses. OP-TEE core can reconstruct contiguous buffer from 63 * uint64_t pages_array[OPTEE_MSG_NONCONTIG_PAGE_SIZE/sizeof(uint64_t) - 1]; 97 * Page size used in non-contiguous buffer entries 105 * struct optee_msg_param_tmem - temporary memory reference parameter [all …]
|
/Zephyr-latest/include/zephyr/multi_heap/ |
D | shared_multi_heap.h | 4 * SPDX-License-Identifier: Apache-2.0 9 * @brief Public API for Shared Multi-Heap framework 28 * @brief Shared Multi-Heap (SMH) interface 29 * @defgroup shared_multi_heap Shared multi-heap interface 33 * The shared multi-heap manager uses the multi-heap allocator to manage a set 35 * non-cacheable, etc...). 37 * All the different regions can be added at run-time to the shared multi-heap 44 * - At boot time some platform code initialize the shared multi-heap 49 * - Each memory region encoded in a @ref shared_multi_heap_region structure. 50 * This structure is also carrying an opaque and user-defined integer value [all …]
|
/Zephyr-latest/dts/common/nordic/ |
D | nrf5340_shared_sram_partition.dtsi | 5 * SPDX-License-Identifier: Apache-2.0 7 * This file specifies the default shared memory region used for inter-procesor 13 * used, it is up to the author to ensure the shared memory region resides in 14 * the memory range allocated to the non-secure image (sram0_ns). 16 * By default the last 64 kB of application core SRAM is allocated as shared 18 * - 32 kB CPUAPP to CPUNET communication (cpuapp_cpunet_ipc_shm) 19 * - 32 kB CPUNET to CPUAPP communication (cpunet_cpuapp_ipc_shm) 27 reserved-memory { 28 #address-cells = <1>; 29 #size-cells = <1>; [all …]
|
D | nrf5340_cpuapp_partition.dtsi | 4 * SPDX-License-Identifier: Apache-2.0 12 * This layout matches (by necessity) that in the TF-M repository: 14 * 0x0000_0000 BL2 - MCUBoot (64 KB) 17 * 0x0005_0000 Non-secure image primary (192 KB) 20 * 0x000c_0000 Non-secure image secondary (192 KB) 24 * 0x000f_8000 Non-secure storage, used when built with NRF_NS_STORAGE=ON, 28 compatible = "fixed-partitions"; 29 #address-cells = <1>; 30 #size-cells = <1>; 37 label = "image-0"; [all …]
|
D | nrf91xx_partition.dtsi | 4 * SPDX-License-Identifier: Apache-2.0 12 * This layout matches (by necessity) that in the TF-M repository: 14 * 0x0000_0000 BL2 - MCUBoot (64 KB) 17 * 0x0005_0000 Non-secure image primary (192 KB) 20 * 0x000c_0000 Non-secure image secondary (192 KB) 24 * 0x000f_8000 Non-secure storage, used when built with NRF_NS_STORAGE=ON, 28 compatible = "fixed-partitions"; 29 #address-cells = <1>; 30 #size-cells = <1>; 37 label = "image-0"; [all …]
|
/Zephyr-latest/doc/services/retention/ |
D | blinfo.rst | 7 the :ref:`retention_api` which allows for reading shared data from a bootloader 16 created which has a retained data section as its parent, generally non-init RAM 20 .. code-block:: devicetree 24 compatible = "zephyr,memory-region", "mmio-sram"; 26 zephyr,memory-region = "RetainedMem"; 30 compatible = "zephyr,retained-ram"; 32 #address-cells = <1>; 33 #size-cells = <1>; 44 zephyr,bootloader-info = &boot_info0; 49 /* Reduce SRAM0 usage by 1KB to account for non-init area */ [all …]
|
/Zephyr-latest/drivers/interrupt_controller/ |
D | intc_esp32.c | 4 * SPDX-License-Identifier: Apache-2.0 49 /* Typedef for C-callable interrupt handler function */ 53 /* shared critical section context */ 111 if (vd->cpu > to_insert->cpu) { in insert_vector_desc() 114 if (vd->cpu == to_insert->cpu && vd->intno >= to_insert->intno) { in insert_vector_desc() 118 vd = vd->next; in insert_vector_desc() 122 to_insert->next = vd; in insert_vector_desc() 125 prev->next = to_insert; in insert_vector_desc() 126 to_insert->next = vd; in insert_vector_desc() 136 if (vd->cpu == cpu && vd->intno == intno) { in find_desc_for_int() [all …]
|
/Zephyr-latest/lib/utils/ |
D | Kconfig | 2 # SPDX-License-Identifier: Apache-2.0 30 bool "On-Off Manager" 33 An on-off manager supports an arbitrary number of clients of a 38 bool "Lockless shared memory window byte stream" 40 Winstream is a byte stream IPC for use in shared memory 41 "windows", generally for transmit to non-Zephyr contexts that 55 bool "UTF-8 string operation supported" 58 handle UTF-8 encoded strings.
|
/Zephyr-latest/include/zephyr/drivers/interrupt_controller/ |
D | intc_esp32.h | 4 * SPDX-License-Identifier: Apache-2.0 17 * Interrupt allocation flags - These flags can be used to specify 30 #define ESP_INTR_FLAG_SHARED (1<<8) /* Interrupt can be shared between ISRs */ 31 #define ESP_INTR_FLAG_EDGE (1<<9) /* Edge-triggered interrupt */ 62 * pass these pseudo-sources to the functions. 64 #define ETS_INTERNAL_TIMER0_INTR_SOURCE -1 /* Xtensa timer 0 interrupt source */ 65 #define ETS_INTERNAL_TIMER1_INTR_SOURCE -2 /* Xtensa timer 1 interrupt source */ 66 #define ETS_INTERNAL_TIMER2_INTR_SOURCE -3 /* Xtensa timer 2 interrupt source */ 67 #define ETS_INTERNAL_SW0_INTR_SOURCE -4 /* Software int source 1 */ 68 #define ETS_INTERNAL_SW1_INTR_SOURCE -5 /* Software int source 2 */ [all …]
|
D | intc_esp32c3.h | 4 * SPDX-License-Identifier: Apache-2.0 14 * Interrupt allocation flags - These flags can be used to specify 26 #define ESP_INTR_FLAG_SHARED (1<<8) /* Interrupt can be shared between ISRs */ 27 #define ESP_INTR_FLAG_EDGE (1<<9) /* Edge-triggered interrupt */ 74 * is 0, it will default to allocating a non-shared interrupt of level 75 * 1, 2 or 3. If this is ESP_INTR_FLAG_SHARED, it will allocate a shared 84 * @return -EINVAL if the combination of arguments is invalid. 85 * -ENODEV No free interrupt found with the specified flags 99 * @return -EINVAL if the combination of arguments is invalid. 108 * @return -EINVAL if the combination of arguments is invalid.
|
/Zephyr-latest/dts/arm/st/f1/ |
D | stm32f103Xg.dtsi | 1 /* SPDX-License-Identifier: Apache-2.0 18 flash-controller@40022000 { 22 * This matters if you're doing in-application 24 * read-while-write capabilities, but is 25 * otherwise a non-issue. 28 erase-block-size = <DT_SIZE_K(2)>; 33 compatible = "st,stm32-timers"; 37 /* Shared with TIM1_BRK */ 43 compatible = "st,stm32-pwm"; 45 #pwm-cells = <3>; [all …]
|
/Zephyr-latest/tests/drivers/virtualization/ivshmem/plain/src/ |
D | ivshmem.c | 4 * SPDX-License-Identifier: Apache-2.0 27 zassert_not_null((void *)mem, "Shared memory cannot be null"); in ZTEST() 30 zassert_equal(id, 0, "ID should be 0 on ivshmem-plain"); in ZTEST() 36 "Could not r/w to the shared memory"); in ZTEST() 38 /* Quickly verifying that non-plain features return proper code */ in ZTEST() 40 zassert_equal(vectors, 0, "ivshmem-plain cannot have vectors"); in ZTEST() 43 zassert_equal(ret, -ENOSYS, in ZTEST() 47 zassert_equal(ret, -ENOSYS, in ZTEST()
|
/Zephyr-latest/dts/bindings/can/ |
D | bosch,m_can-base.yaml | 3 include: [can-fd-controller.yaml] 6 bosch,mram-cfg: 12 <offset std-filter-elements ext-filter-elements rx-fifo0-elements rx-fifo1-elements 13 rx-buffer-elements tx-event-fifo-elements tx-buffer-elements> 16 from. This is normally set to 0x0 when using a non-shared message RAM. The remaining cells 20 11-bit Filter 0-128 elements / 0-128 words 21 29-bit Filter 0-64 elements / 0-128 words 22 Rx FIFO 0 0-64 elements / 0-1152 words 23 Rx FIFO 1 0-64 elements / 0-1152 words 24 Rx Buffers 0-64 elements / 0-1152 words [all …]
|
/Zephyr-latest/doc/kernel/services/other/ |
D | float.rst | 11 based on ARM Cortex-M SoCs supporting the Floating Point Extension, 46 be used by any thread (initialization in skipped on ARM Cortex-M platforms and 55 Shared FP registers mode 60 the kernel supports one or more of the following thread sub-classes: 62 * non-user: A thread that cannot use any floating point registers 75 ARM Cortex-M architecture (with the Floating Point Extension) 76 ------------------------------------------------------------- 79 The Shared FP registers mode is the default Floating Point 80 Services mode in ARM Cortex-M. 82 On the ARM Cortex-M architecture with the Floating Point Extension, the kernel [all …]
|
/Zephyr-latest/doc/connectivity/networking/api/ |
D | tls_credentials_shell.rst | 6 The TLS Credentials shell provides a command-line interface for managing installed TLS credentials. 21 ----- 25 .. code-block:: shell 33 .. code-block:: shell 38 --------- 40 .. csv-table:: 44 …"``<DATA>``", "Text data to be appended to credential buffer. It can be either text, or base64-enc… 53 Credential contents can be provided in-line with the call to ``cred add``, or will otherwise be sou… 56 ----- 60 .. code-block:: shell [all …]
|
/Zephyr-latest/include/zephyr/xen/ |
D | gnttab.h | 2 * Copyright (c) 2021-2022 EPAM Systems 4 * SPDX-License-Identifier: Apache-2.0 14 * @param domid - id of the domain you sharing gref with 15 * @param gfn - guest frame number of page, where grant will be located 16 * @param readonly - permit readonly access to shared grant 17 * @return - gref assigned to shared grant 23 * Finished access for previously shared grant. Does NOT 27 * @param gref - grant reference that need to be closed 28 * @return - zero on success, non-zero on failure 37 * @param map - double pointer to memory, where grant will be allocated [all …]
|
/Zephyr-latest/arch/arm/core/mmu/ |
D | arm_mmu_priv.h | 7 * SPDX-License-Identifier: Apache-2.0 15 * ARM Architecture Reference Manual, ARMv7-A and ARMv7-R edition 18 * Chapter B3.5.1, fig. B3-4 and B3-5, p. B3-1323 f. 70 /* <-- end MP-/non-MP-specific */ 84 #define ARM_MMU_L2_PT_INDEX(pt) ((uint32_t)pt - (uint32_t)l2_page_tables) /\ 98 uint32_t shared : 1; member 132 uint32_t shared : 1; member 143 uint32_t shared : 1; member 195 uint32_t shared : 1; member
|
/Zephyr-latest/lib/posix/options/ |
D | mmap.c | 4 * SPDX-License-Identifier: Apache-2.0 27 bool shared = (pflags & MAP_SHARED) != 0; in p2z() local 30 if (!(shared ^ private)) { in p2z() 31 return -1; in p2z() 55 if ((len == 0) || (zflags == -1)) { in mmap() 61 /* force behaviour to be in-line with Linux, fd is ignored */ in mmap() 62 fd = -1; in mmap() 66 /* non-anonymous mapping */ in mmap() 112 return -1; in munmap() 118 return -1; in munmap()
|
/Zephyr-latest/drivers/wifi/nrf_wifi/src/ |
D | coex.c | 4 * SPDX-License-Identifier: Apache-2.0 63 /* Separate antenna configuration, WLAN in 2.4GHz. For non BLE protocol */ 76 /* Shared antenna configuration, WLAN in 2.4GHz. */ 89 /* Shared/separate antennas, WLAN in 5GHz */ 102 /* non-PTA register configuration of coexistence hardware */ 103 /* Shared antenna */ 119 /* Separate antennas. For non BLE protocol. */ 137 start_offset = ((EXT_SYS_WLANSYSCOEX_CH_TIME_REFERENCE - in nrf_wifi_coex_config_non_pta() 140 num_reg_to_config = ((EXT_SYS_WLANSYSCOEX_CH_SR_INFO_STATUS - in nrf_wifi_coex_config_non_pta() 165 status = nrf_wifi_fmac_conf_srcoex(rpu_ctx->rpu_ctx, in nrf_wifi_coex_config_non_pta() [all …]
|
/Zephyr-latest/lib/heap/ |
D | Kconfig | 3 # SPDX-License-Identifier: Apache-2.0 60 such as memory allocation and de-allocation. 75 Heaps using reduced-size chunk headers can accommodate so called 78 Heaps using full-size chunk headers can have a total size up to 81 On 32-bit system the tradeoff is selectable between: 83 - "small" heaps with low memory and runtime overhead; 85 - "big" heaps with bigger memory overhead even for small heaps; 87 - "auto" providing optimal memory overhead in all cases but with 90 On 64-bit systems the "big" chunk header size conveniently provides 117 bool "Multi-heap manager" [all …]
|
/Zephyr-latest/include/zephyr/drivers/ |
D | tee.h | 4 * SPDX-License-Identifier: Apache-2.0 14 * Copyright (c) 2015-2016, Linaro Limited 54 * It also can be presented as the separate secure co-processors. It allows system 58 * - tee_get_version() to get current TEE capabilities 59 * - tee_open_session() to open new session to the TA 60 * - tee_close_session() to close session to the TA 61 * - tee_cancel() to cancel session or invoke function 62 * - tee_invoke_func() to invoke function to the TA 63 * - tee_shm_register() to register shared memory region 64 * - tee_shm_unregister() to unregister shared memory region [all …]
|