Home
last modified time | relevance | path

Searched full:interrupts (Results 1 – 25 of 2094) sorted by relevance

12345678910>>...84

/Zephyr-latest/dts/riscv/openisa/
Drv32m1_ri5cy.dtsi94 interrupts = <7>;
99 interrupts = <8>;
104 interrupts = <22>;
109 interrupts = <18>;
114 interrupts = <15>;
119 interrupts = <16>;
124 interrupts = <17>;
129 interrupts = <27>;
134 interrupts = <17>;
139 interrupts = <13>;
[all …]
Drv32m1_zero_riscy.dtsi93 interrupts = <6>;
98 interrupts = <7>;
103 interrupts = <14>;
108 interrupts = <25>;
113 interrupts = <26>;
118 interrupts = <27>;
123 interrupts = <28>;
128 interrupts = <21>;
133 interrupts = <21>;
138 interrupts = <22>;
[all …]
/Zephyr-latest/tests/arch/arm/arm_irq_advanced_features/boards/
Dcy8cproto_062_4343w.overlay6 /* Changed default interrupts priority for GPIO to 4 */
8 interrupts = <0 4>;
12 interrupts = <2 4>;
16 interrupts = <3 4>;
20 interrupts = <5 4>;
24 interrupts = <6 4>;
28 interrupts = <9 4>;
32 interrupts = <12 4>;
36 interrupts = <13 4>;
Dcy8cproto_063_ble.overlay6 /* Changed default interrupts priority for GPIO to 4 */
8 interrupts = <0 4>;
12 interrupts = <5 4>;
16 interrupts = <6 4>;
20 interrupts = <7 4>;
24 interrupts = <9 4>;
28 interrupts = <10 4>;
32 interrupts = <12 4>;
Dcyw920829m2evk_02.overlay6 /* Changed default interrupts priority for GPIO to 4 */
8 interrupts = <0 4>;
12 interrupts = <1 4>;
16 interrupts = <3 4>;
20 interrupts = <5 4>;
/Zephyr-latest/tests/arch/arm/arm_irq_zero_latency_levels/boards/
Dcy8cproto_062_4343w.overlay6 /* Changed default interrupts priority for GPIO to 4 */
8 interrupts = <0 4>;
12 interrupts = <2 4>;
16 interrupts = <3 4>;
20 interrupts = <5 4>;
24 interrupts = <6 4>;
28 interrupts = <9 4>;
32 interrupts = <12 4>;
36 interrupts = <13 4>;
Dcy8cproto_063_ble.overlay6 /* Changed default interrupts priority for GPIO to 4 */
8 interrupts = <0 4>;
12 interrupts = <5 4>;
16 interrupts = <6 4>;
20 interrupts = <7 4>;
24 interrupts = <9 4>;
28 interrupts = <10 4>;
32 interrupts = <12 4>;
Dcyw920829m2evk_02.overlay6 /* Changed default interrupts priority for GPIO to 4 */
8 interrupts = <0 4>;
12 interrupts = <1 4>;
16 interrupts = <3 4>;
20 interrupts = <5 4>;
/Zephyr-latest/boards/snps/em_starterkit/
Dem_starterkit_r22.dtsi10 interrupts = <23 1>;
14 interrupts = <24 1>;
18 interrupts = <27 1>;
22 interrupts = <28 1>;
26 interrupts = <29 1>;
30 interrupts = <22 1>;
34 interrupts = <25 1>;
38 interrupts = <26 1>;
Dem_starterkit_r23.dtsi10 interrupts = <25 1>;
14 interrupts = <26 1>;
18 interrupts = <29 1>;
22 interrupts = <30 1>;
26 interrupts = <31 1>;
30 interrupts = <24 1>;
48 interrupts = <27 1>;
66 interrupts = <28 1>;
/Zephyr-latest/dts/arm/microchip/
Dmec5.dtsi33 interrupts = <174 0>;
46 interrupts = <0 1>;
51 interrupts = <1 1>;
56 interrupts = <2 1>;
61 interrupts = <3 1>;
66 interrupts = <4 1>;
71 interrupts = <5 1>;
76 interrupts = <6 1>;
81 interrupts = <7 1>;
86 interrupts = <8 1>;
[all …]
/Zephyr-latest/dts/arm/infineon/cat1a/psoc6_01/
Dpsoc6_01.dtsi63 interrupts = <15 6>, <16 6>;
70 interrupts = <0 6>;
79 interrupts = <1 6>;
88 interrupts = <2 6>;
97 interrupts = <3 6>;
106 interrupts = <4 6>;
115 interrupts = <5 6>;
124 interrupts = <6 6>;
133 interrupts = <7 6>;
142 interrupts = <8 6>;
[all …]
/Zephyr-latest/drivers/interrupt_controller/
DKconfig.multilevel11 Multiple levels of interrupts are normally used to increase the
12 number of addressable interrupts in a system. For example, if two
14 all interrupts routed to it into one IRQ line in the first level
16 aggregator combines its input interrupts into one IRQ line at the
28 tier interrupts.
41 Second level interrupts are used to increase the number of
42 addressable interrupts in a system.
45 int "Offset in _sw_isr_table for level 2 interrupts"
51 typically allocated after ISRs for level 1 interrupts.
61 interrupts.
[all …]
/Zephyr-latest/dts/x86/intel/
Dintel_ish5_8.dtsi10 interrupts = <17 IRQ_TYPE_FIXED_LEVEL_HIGH 2>;
16 interrupts = <28 IRQ_TYPE_LOWEST_EDGE_RISING 6>;
22 interrupts = <18 IRQ_TYPE_LOWEST_LEVEL_HIGH 2>;
28 interrupts = <19 IRQ_TYPE_LOWEST_LEVEL_HIGH 2>;
34 interrupts = <20 IRQ_TYPE_LOWEST_LEVEL_HIGH 2>;
40 interrupts = <16 IRQ_TYPE_LOWEST_LEVEL_HIGH 2>;
46 interrupts = <23 IRQ_TYPE_LOWEST_LEVEL_HIGH 2>;
52 interrupts = <24 IRQ_TYPE_LOWEST_LEVEL_HIGH 2>;
Dgpio_common.dtsi16 interrupts = <ACPI_IRQ_DETECT ACPI_IRQ_FLAG_DETECT 3>;
25 interrupts = <ACPI_IRQ_DETECT ACPI_IRQ_FLAG_DETECT 3>;
34 interrupts = <ACPI_IRQ_DETECT ACPI_IRQ_FLAG_DETECT 3>;
43 interrupts = <ACPI_IRQ_DETECT ACPI_IRQ_FLAG_DETECT 3>;
52 interrupts = <ACPI_IRQ_DETECT ACPI_IRQ_FLAG_DETECT 3>;
61 interrupts = <ACPI_IRQ_DETECT ACPI_IRQ_FLAG_DETECT 3>;
70 interrupts = <ACPI_IRQ_DETECT ACPI_IRQ_FLAG_DETECT 3>;
79 interrupts = <ACPI_IRQ_DETECT ACPI_IRQ_FLAG_DETECT 3>;
88 interrupts = <ACPI_IRQ_DETECT ACPI_IRQ_FLAG_DETECT 3>;
97 interrupts = <ACPI_IRQ_DETECT ACPI_IRQ_FLAG_DETECT 3>;
[all …]
/Zephyr-latest/dts/arm/infineon/cat1a/psoc6_02/
Dpsoc6_02.dtsi62 interrupts = <15 6>, <16 6>;
69 interrupts = <0 6>;
78 interrupts = <1 6>;
87 interrupts = <2 6>;
96 interrupts = <3 6>;
105 interrupts = <4 6>;
114 interrupts = <5 6>;
123 interrupts = <6 6>;
132 interrupts = <7 6>;
141 interrupts = <8 6>;
[all …]
/Zephyr-latest/dts/arm/silabs/
Defr32bg22.dtsi31 interrupts = <46 0>;
35 interrupts = <44 0>;
53 interrupts = <10 2 18 2>;
58 interrupts = <21 0>;
62 interrupts = <27 0>;
67 interrupts = <28 0>;
72 interrupts = <13 0>, <14 0>;
77 interrupts = <15 0>, <16 0>;
82 interrupts = <18 0>;
87 interrupts = <12 0>;
[all …]
Defr32bg27.dtsi41 interrupts = <52 0>;
45 interrupts = <50 0>;
63 interrupts = <30 2 31 2>;
68 interrupts = <32 0>;
73 interrupts = <33 0>;
78 interrupts = <16 0>, <17 0>;
83 interrupts = <18 0>, <19 0>;
88 interrupts = <23 0>;
93 interrupts = <15 0>;
99 interrupts = <54 0>;
[all …]
/Zephyr-latest/dts/arm/infineon/cat1a/legacy/
Dpsoc6_cm0.dtsi34 interrupts = <0 3>;
42 interrupts = <1 3>;
50 interrupts = <2 3>;
58 interrupts = <3 3>;
66 interrupts = <4 3>;
74 interrupts = <5 3>;
82 interrupts = <6 3>;
90 interrupts = <7 3>;
98 interrupts = <8 3>;
106 interrupts = <9 3>;
[all …]
/Zephyr-latest/dts/arm/atmel/
Dsamd21.dtsi22 interrupts = <7 0>;
31 interrupts = <6 0>;
40 interrupts = <21 0>;
49 interrupts = <15 0>;
61 interrupts = <16 0>;
73 interrupts = <17 0>;
85 interrupts = <25 0>;
91 interrupts = <9 0>;
97 interrupts = <10 0>;
103 interrupts = <11 0>;
[all …]
Dsamd20.dtsi20 interrupts = <13 0>;
29 interrupts = <15 0>;
38 interrupts = <19 0>;
47 interrupts = <23 0>;
53 interrupts = <7 0>;
59 interrupts = <8 0>;
65 interrupts = <9 0>;
71 interrupts = <10 0>;
77 interrupts = <11 0>;
83 interrupts = <12 0>;
[all …]
Dsaml21.dtsi21 interrupts = <14 0>;
33 interrupts = <15 0>;
45 interrupts = <16 0>;
57 interrupts = <24 0>;
63 interrupts = <8 0>;
69 interrupts = <9 0>;
75 interrupts = <10 0>;
81 interrupts = <11 0>;
87 interrupts = <12 0>;
93 interrupts = <13 0>;
[all …]
/Zephyr-latest/dts/arm/infineon/cat1b/cyw20829/
Dcyw20829.dtsi57 interrupts = <7 4>, <6 4>;
64 interrupts = <0 4>;
73 interrupts = <1 4>;
82 interrupts = <2 4>;
91 interrupts = <3 4>;
100 interrupts = <4 4>;
109 interrupts = <5 4>;
126 interrupts = <8 4>;
132 interrupts = <17 4>;
138 interrupts = <18 4>;
[all …]
/Zephyr-latest/dts/arm/nordic/
Dnrf91_peripherals.dtsi26 interrupts = <14 NRF_DEFAULT_IRQ_PRIORITY>;
40 interrupts = <27 NRF_DEFAULT_IRQ_PRIORITY>;
47 interrupts = <28 NRF_DEFAULT_IRQ_PRIORITY>;
54 interrupts = <29 NRF_DEFAULT_IRQ_PRIORITY>;
61 interrupts = <30 NRF_DEFAULT_IRQ_PRIORITY>;
68 interrupts = <31 NRF_DEFAULT_IRQ_PRIORITY>;
75 interrupts = <32 NRF_DEFAULT_IRQ_PRIORITY>;
82 interrupts = <42 NRF_DEFAULT_IRQ_PRIORITY>;
91 interrupts = <40 NRF_DEFAULT_IRQ_PRIORITY>;
98 interrupts = <57 NRF_DEFAULT_IRQ_PRIORITY>;
[all …]
Dnrf51822.dtsi46 interrupts = <0 NRF_DEFAULT_IRQ_PRIORITY>;
63 interrupts = <0 NRF_DEFAULT_IRQ_PRIORITY>;
76 interrupts = <1 NRF_DEFAULT_IRQ_PRIORITY>;
88 interrupts = <2 NRF_DEFAULT_IRQ_PRIORITY>;
97 interrupts = <3 NRF_DEFAULT_IRQ_PRIORITY>;
108 interrupts = <3 NRF_DEFAULT_IRQ_PRIORITY>;
124 interrupts = <4 NRF_DEFAULT_IRQ_PRIORITY>;
135 interrupts = <4 NRF_DEFAULT_IRQ_PRIORITY>;
143 interrupts = <6 NRF_DEFAULT_IRQ_PRIORITY>;
151 interrupts = <7 NRF_DEFAULT_IRQ_PRIORITY>;
[all …]

12345678910>>...84