Home
last modified time | relevance | path

Searched +full:clock +full:- +full:gate +full:- +full:offset (Results 1 – 8 of 8) sorted by relevance

/Zephyr-latest/dts/bindings/i2c/
Dite,common-i2c.yaml2 # SPDX-License-Identifier: Apache-2.0
6 include: [i2c-controller.yaml, pinctrl-device.yaml]
15 port-num:
19 - 0
20 - 1
21 - 2
22 - 3
23 - 4
24 - 5
33 channel-switch-sel:
[all …]
/Zephyr-latest/include/zephyr/dt-bindings/i2c/
Dit8xxx2-i2c.h4 * SPDX-License-Identifier: Apache-2.0
12 * The clock gate offsets combine the register offset from ECPM_BASE and the
/Zephyr-latest/soc/microchip/mec/mec172x/reg/
Dmec172x_pcr.h4 * SPDX-License-Identifier: Apache-2.0
53 * CLK_REQ bits are read-only. The peripheral sets its CLK_REQ if it requires
56 * SLP_EN bit = 1 instructs HW to gate off clock tree to peripheral only if
63 * these IP do not implement internal clock gating.
68 * Execute Cortex-M4 WFI sequence. DSB(), ISB(), WFI(), NOP()
69 * Cortex-M4 will assert sleep signal to PCR block.
104 * PCR Process Clock Control
105 * Divides 96MHz clock to ARM Cortex-M4 core including
117 /* PCR Slow Clock Control. Clock divider for 100KHz clock domain */
121 /* PCR Oscillator ID register (Read-Only) */
[all …]
/Zephyr-latest/dts/riscv/ite/
Dit81xx2.dtsi4 * SPDX-License-Identifier: Apache-2.0
11 gpiogcr: gpio-gcr@f01600 {
12 compatible = "ite,it8xxx2-gpiogcr";
17 compatible = "ite,it8xxx2-gpiokscan";
23 reg-names = "goen", "gctrl", "gdat", "gdmr", "gpod";
25 gpio-controller;
26 #gpio-cells = <2>;
30 compatible = "ite,it8xxx2-gpiokscan";
36 reg-names = "goen", "gctrl", "gdat", "gdmr", "gpod";
38 gpio-controller;
[all …]
Dit82xx2.dtsi4 * SPDX-License-Identifier: Apache-2.0
12 compatible = "mmio-sram";
16 intc: interrupt-controller@f03f00 {
17 compatible = "ite,it8xxx2-intc-v2";
18 #address-cells = <0>;
19 #interrupt-cells = <2>;
20 interrupt-controller;
25 compatible = "ite,it8xxx2-watchdog";
29 interrupt-parent = <&intc>;
32 gpiogcr: gpio-gcr@f03e00 {
[all …]
/Zephyr-latest/subsys/sd/
Dsd_ops.c4 * SPDX-License-Identifier: Apache-2.0
27 if (!card->host_props.is_spi) { in sdmmc_read_status()
28 cmd.arg = (card->relative_addr << 16U); in sdmmc_read_status()
34 ret = sdhc_request(card->sdhc, &cmd, NULL); in sdmmc_read_status()
38 if (card->host_props.is_spi) { in sdmmc_read_status()
42 return -EACCES; in sdmmc_read_status()
46 return -EINVAL; in sdmmc_read_status()
50 return -EIO; in sdmmc_read_status()
61 return -EBUSY; in sdmmc_read_status()
70 if (!sdhc_card_busy(card->sdhc)) { in sdmmc_wait_ready()
[all …]
/Zephyr-latest/drivers/dma/
Ddma_intel_adsp_gpdma.c4 * SPDX-License-Identifier: Apache-2.0
58 const struct intel_adsp_gpdma_cfg *const dev_cfg = dev->config; in intel_adsp_gpdma_dump_registers()
59 const struct dw_dma_dev_cfg *const dw_cfg = &dev_cfg->dw_cfg; in intel_adsp_gpdma_dump_registers()
64 cap = dw_read(dev_cfg->shim, 0x0); in intel_adsp_gpdma_dump_registers()
65 ctl = dw_read(dev_cfg->shim, 0x4); in intel_adsp_gpdma_dump_registers()
66 ipptr = dw_read(dev_cfg->shim, 0x8); in intel_adsp_gpdma_dump_registers()
67 llpc = dw_read(dev_cfg->shim, GPDMA_CHLLPC_OFFSET(channel)); in intel_adsp_gpdma_dump_registers()
68 llpl = dw_read(dev_cfg->shim, GPDMA_CHLLPL(channel)); in intel_adsp_gpdma_dump_registers()
69 llpu = dw_read(dev_cfg->shim, GPDMA_CHLLPU(channel)); in intel_adsp_gpdma_dump_registers()
71 LOG_INF("%s: channel: %d cap %x, ctl %x, ipptr %x, llpc %x, llpl %x, llpu %x", dev->name, in intel_adsp_gpdma_dump_registers()
[all …]
/Zephyr-latest/doc/releases/
Drelease-notes-3.2.rst13 * Added support for :ref:`bin-blobs` (also see :ref:`west-blobs`).
15 * Converted all supported boards from ``pinmux`` to :ref:`pinctrl-guide`.
31 * CVE-2022-2993: Under embargo until 2022-11-03
33 * CVE-2022-2741: Under embargo until 2022-10-14
56 This definition can be used by third-party code to compile code conditional
58 Therefore, any third-party code integrated using the Zephyr build system will
91 changed from ``-ENETDOWN`` to ``-ENETUNREACH``. A return value of ``-ENETDOWN`` now indicates
129 * Removed support for configuring the CAN-FD maximum DLC value via Kconfig
151 * STM32 LPTIM domain clock should now be configured using devicetree.
156 valid for specific bindings to specify like :dtcompatible:`gpio-leds` and
[all …]