Home
last modified time | relevance | path

Searched full:x6 (Results 1 – 25 of 145) sorted by relevance

123456

/Zephyr-latest/boards/phytec/phyboard_polis/
Dphyboard_polis-pinctrl.dtsi15 drive-strength = "x6";
24 drive-strength = "x6";
35 drive-strength = "x6";
46 drive-strength = "x6";
56 drive-strength = "x6";
61 drive-strength = "x6";
67 drive-strength = "x6";
78 drive-strength = "x6";
84 drive-strength = "x6";
/Zephyr-latest/boards/toradex/verdin_imx8mm/
Dverdin_imx8mm-pinctrl.dtsi15 drive-strength = "x6";
24 drive-strength = "x6";
35 drive-strength = "x6";
46 drive-strength = "x6";
/Zephyr-latest/include/zephyr/dt-bindings/pinctrl/silabs/
Dxg23-pinctrl.h178 #define ACMP0_ACMPOUT_PA6 SILABS_DBUS_ACMP0_ACMPOUT(0x0, 0x6)
189 #define ACMP0_ACMPOUT_PB6 SILABS_DBUS_ACMP0_ACMPOUT(0x1, 0x6)
196 #define ACMP0_ACMPOUT_PC6 SILABS_DBUS_ACMP0_ACMPOUT(0x2, 0x6)
213 #define ACMP1_ACMPOUT_PA6 SILABS_DBUS_ACMP1_ACMPOUT(0x0, 0x6)
224 #define ACMP1_ACMPOUT_PB6 SILABS_DBUS_ACMP1_ACMPOUT(0x1, 0x6)
231 #define ACMP1_ACMPOUT_PC6 SILABS_DBUS_ACMP1_ACMPOUT(0x2, 0x6)
248 #define CMU_CLKOUT0_PC6 SILABS_DBUS_CMU_CLKOUT0(0x2, 0x6)
264 #define CMU_CLKOUT1_PC6 SILABS_DBUS_CMU_CLKOUT1(0x2, 0x6)
280 #define CMU_CLKOUT2_PA6 SILABS_DBUS_CMU_CLKOUT2(0x0, 0x6)
291 #define CMU_CLKOUT2_PB6 SILABS_DBUS_CMU_CLKOUT2(0x1, 0x6)
[all …]
Dxg22-pinctrl.h132 #define CMU_CLKOUT0_PC6 SILABS_DBUS_CMU_CLKOUT0(0x2, 0x6)
144 #define CMU_CLKOUT1_PC6 SILABS_DBUS_CMU_CLKOUT1(0x2, 0x6)
156 #define CMU_CLKOUT2_PA6 SILABS_DBUS_CMU_CLKOUT2(0x0, 0x6)
170 #define CMU_CLKIN0_PC6 SILABS_DBUS_CMU_CLKIN0(0x2, 0x6)
183 #define PTI_DCLK_PC6 SILABS_DBUS_PTI_DCLK(0x2, 0x6)
195 #define PTI_DFRAME_PC6 SILABS_DBUS_PTI_DFRAME(0x2, 0x6)
207 #define PTI_DOUT_PC6 SILABS_DBUS_PTI_DOUT(0x2, 0x6)
220 #define I2C0_SCL_PA6 SILABS_DBUS_I2C0_SCL(0x0, 0x6)
234 #define I2C0_SCL_PC6 SILABS_DBUS_I2C0_SCL(0x2, 0x6)
246 #define I2C0_SDA_PA6 SILABS_DBUS_I2C0_SDA(0x0, 0x6)
[all …]
Dxg27-pinctrl.h136 #define ACMP0_ACMPOUT_PA6 SILABS_DBUS_ACMP0_ACMPOUT(0x0, 0x6)
150 #define ACMP0_ACMPOUT_PC6 SILABS_DBUS_ACMP0_ACMPOUT(0x2, 0x6)
163 #define CMU_CLKOUT0_PC6 SILABS_DBUS_CMU_CLKOUT0(0x2, 0x6)
175 #define CMU_CLKOUT1_PC6 SILABS_DBUS_CMU_CLKOUT1(0x2, 0x6)
187 #define CMU_CLKOUT2_PA6 SILABS_DBUS_CMU_CLKOUT2(0x0, 0x6)
201 #define CMU_CLKIN0_PC6 SILABS_DBUS_CMU_CLKIN0(0x2, 0x6)
214 #define EUSART0_CS_PA6 SILABS_DBUS_EUSART0_CS(0x0, 0x6)
228 #define EUSART0_CS_PC6 SILABS_DBUS_EUSART0_CS(0x2, 0x6)
240 #define EUSART0_RTS_PA6 SILABS_DBUS_EUSART0_RTS(0x0, 0x6)
254 #define EUSART0_RTS_PC6 SILABS_DBUS_EUSART0_RTS(0x2, 0x6)
[all …]
Dxg24-pinctrl.h161 #define ACMP0_ACMPOUT_PA6 SILABS_DBUS_ACMP0_ACMPOUT(0x0, 0x6)
177 #define ACMP0_ACMPOUT_PC6 SILABS_DBUS_ACMP0_ACMPOUT(0x2, 0x6)
194 #define ACMP1_ACMPOUT_PA6 SILABS_DBUS_ACMP1_ACMPOUT(0x0, 0x6)
210 #define ACMP1_ACMPOUT_PC6 SILABS_DBUS_ACMP1_ACMPOUT(0x2, 0x6)
227 #define CMU_CLKOUT0_PC6 SILABS_DBUS_CMU_CLKOUT0(0x2, 0x6)
243 #define CMU_CLKOUT1_PC6 SILABS_DBUS_CMU_CLKOUT1(0x2, 0x6)
259 #define CMU_CLKOUT2_PA6 SILABS_DBUS_CMU_CLKOUT2(0x0, 0x6)
275 #define CMU_CLKIN0_PC6 SILABS_DBUS_CMU_CLKIN0(0x2, 0x6)
292 #define EUSART0_CS_PA6 SILABS_DBUS_EUSART0_CS(0x0, 0x6)
308 #define EUSART0_RTS_PA6 SILABS_DBUS_EUSART0_RTS(0x0, 0x6)
[all …]
Dxg21-pinctrl.h116 #define ACMP0_ACMPOUT_PA6 SILABS_DBUS_ACMP0_ACMPOUT(0x0, 0x6)
137 #define ACMP1_ACMPOUT_PA6 SILABS_DBUS_ACMP1_ACMPOUT(0x0, 0x6)
180 #define CMU_CLKOUT2_PA6 SILABS_DBUS_CMU_CLKOUT2(0x0, 0x6)
235 #define I2C0_SCL_PA6 SILABS_DBUS_I2C0_SCL(0x0, 0x6)
255 #define I2C0_SDA_PA6 SILABS_DBUS_I2C0_SDA(0x0, 0x6)
299 #define LETIMER0_OUT0_PA6 SILABS_DBUS_LETIMER0_OUT0(0x0, 0x6)
308 #define LETIMER0_OUT1_PA6 SILABS_DBUS_LETIMER0_OUT1(0x0, 0x6)
318 #define MODEM_ANT0_PA6 SILABS_DBUS_MODEM_ANT0(0x0, 0x6)
338 #define MODEM_ANT1_PA6 SILABS_DBUS_MODEM_ANT1(0x0, 0x6)
358 #define MODEM_DCLK_PA6 SILABS_DBUS_MODEM_DCLK(0x0, 0x6)
[all …]
/Zephyr-latest/boards/nxp/imx8mm_evk/
Dimx8mm_evk-pinctrl.dtsi15 drive-strength = "x6";
24 drive-strength = "x6";
37 drive-strength = "x6";
63 drive-strength = "x6";
/Zephyr-latest/boards/nxp/imx8mn_evk/
Dimx8mn_evk-pinctrl.dtsi15 drive-strength = "x6";
24 drive-strength = "x6";
37 drive-strength = "x6";
63 drive-strength = "x6";
/Zephyr-latest/dts/arm/nuvoton/npcx/npcx9/
Dnpcx9-alts-map.dtsi20 alts = <&scfg 0x00 0x6 0>;
30 alts = <&scfg 0x0E 0x6 0>;
41 alts = <&scfg 0x0F 0x6 0>;
52 alts = <&scfg 0x10 0x6 0>;
87 alts = <&scfg 0x12 0x6 0>;
/Zephyr-latest/dts/arm/nuvoton/npcx/npcx4/
Dnpcx4-alts-map.dtsi20 alts = <&scfg 0x00 0x6 0>;
38 alts = <&scfg 0x0E 0x6 0>;
49 alts = <&scfg 0x0F 0x6 0>;
75 alts = <&scfg 0x10 0x6 0>;
89 alts = <&scfg 0x11 0x6 1>;
119 alts = <&scfg 0x12 0x6 0>;
150 alts = <&scfg 0x14 0x6 0>;
/Zephyr-latest/dts/arm/nuvoton/npcx/
Dnpcx-alts-map.dtsi41 alts = <&scfg 0x01 0x6 0>;
67 alts = <&scfg 0x02 0x6 0>;
87 alts = <&scfg 0x03 0x6 0>;
110 alts = <&scfg 0x04 0x6 0>;
144 alts = <&scfg 0x06 0x6 0>;
170 alts = <&scfg 0x07 0x6 1>;
196 alts = <&scfg 0x08 0x6 1>;
222 alts = <&scfg 0x09 0x6 1>;
242 alts = <&scfg 0x0A 0x6 1>;
265 alts = <&scfg 0x0B 0x6 0>;
[all …]
/Zephyr-latest/include/zephyr/dt-bindings/sensor/
Dlsm6dsv16x.h30 #define LSM6DSV16X_DT_ODR_AT_120Hz 0x6
65 #define LSM6DSV16X_DT_XL_BATCHED_AT_120Hz 0x6
80 #define LSM6DSV16X_DT_GY_BATCHED_AT_120Hz 0x6
109 #define LSM6DSV16X_DT_SFLP_FIFO_GRAVITY_GBIAS 0x6
Dism330dhcx.h16 #define ISM330DHCX_DT_ODR_416Hz 0x6
Diis2iclx.h22 #define IIS2ICLX_DT_ODR_416Hz 0x6
/Zephyr-latest/dts/bindings/clock/
Dst,stm32f105-pll-clock.yaml38 Note: For x6.5 multiplier value, please use "mul = <15>;"
42 - 6 # x6
46 - 15 # x6.5
/Zephyr-latest/tests/drivers/spi/spi_loopback/boards/
Dimx8mp_evk_mimx8ml8_m7.overlay16 drive-strength = "x6";
21 drive-strength = "x6";
Dimx8mp_evk_mimx8ml8_m7_ddr.overlay16 drive-strength = "x6";
21 drive-strength = "x6";
/Zephyr-latest/boards/nxp/imx93_evk/
Dimx93_evk-pinctrl.dtsi101 drive-strength = "x6";
119 drive-strength = "x6";
127 drive-strength = "x6";
/Zephyr-latest/drivers/ethernet/
Deth_smsc91x_priv.h33 /* Bank0, Offset 0x6: Counter Register */
34 #define ECR 0x6
57 #define RPCR_LED_ACT_RX 0x6 /* RX activity detected */
70 #define IAR2 0x6
106 /* Bank2, Offset 0x6: Point Register */
107 #define PTR 0x6
/Zephyr-latest/soc/neorv32/
Dreset.S49 csrr x6, mtvec
61 csrw mtvec, x6
/Zephyr-latest/arch/arm64/core/
Dcoredump.c27 uint64_t x6; member
80 arch_blk.r.x6 = esf->x6; in arch_coredump_info_dump()
/Zephyr-latest/tests/drivers/gpio/gpio_basic_api/boards/
Dnrf52840dk_nrf52840_sense_edge.overlay8 sense-edge-mask = <0x6>;
/Zephyr-latest/dts/bindings/dma/
Dandestech,atcdmac300.yaml53 0x6-0x7: reserved
61 0x6-0x7: reserved
/Zephyr-latest/soc/st/stm32/stm32f0x/
Dsoc.h11 * STM32F030x4/x6/x8/xC,

123456