/Zephyr-latest/dts/bindings/video/ |
D | nxp,video-smartdma.yaml | 2 # SPDX-License-Identifier: Apache-2.0 6 compatible: "nxp,video-smartdma" 8 include: [base.yaml, pinctrl-device.yaml] 15 vsync-pin: 19 GPIO0 pin index to use for VSYNC input. Only pins 0-15 may be used. 20 hsync-pin: 24 GPIO0 pin index to use for HSYNC input. Only pins 0-15 may be used. 25 pclk-pin: 29 GPIO0 pin index to use for PCLK input. Only pins 0-15 may be used.
|
/Zephyr-latest/drivers/pinctrl/ |
D | pinctrl_ite_it8xxx2.c | 4 * SPDX-License-Identifier: Apache-2.0 22 /* gpio port control register (byte mapping to pin) */ 46 * KSI[7:0]/KSO[15:8]/KSO[7:0] port gpio control register 47 * (bit mapping to pin) 50 /* KSI[7:0]/KSO[15:8]/KSO[7:0] port control register */ 53 * KSO push-pull/open-drain bit of KSO[15:0] control register 58 * KSI/KSO pullup bit of KSI[7:0]/KSO[15:0] control register 74 const struct pinctrl_it8xxx2_config *pinctrl_config = pins->pinctrls->config; in pinctrl_it8xxx2_set() 75 const struct pinctrl_it8xxx2_gpio *gpio = &(pinctrl_config->gpio); in pinctrl_it8xxx2_set() 76 uint32_t pincfg = pins->pincfg; in pinctrl_it8xxx2_set() [all …]
|
/Zephyr-latest/dts/bindings/pinctrl/ |
D | ite,it8xxx2-pinctrl-func.yaml | 2 # SPDX-License-Identifier: Apache-2.0 4 description: ITE IT8XXX2 pin controller function node 6 compatible: "ite,it8xxx2-pinctrl-func" 11 func3-gcr: 14 func3-en-mask: 17 func3-ext: 21 the setting of func3-gcr, some pins require external setting. 23 func3-ext-mask: 26 func4-gcr: 29 func4-en-mask: [all …]
|
D | st,stm32-pinctrl.yaml | 2 # SPDX-License-Identifier: Apache-2.0 5 STM32 Pin controller Node 6 Based on pincfg-node.yaml binding. 8 Note: `bias-disable` and `drive-push-pull` are default pin configurations. 9 They will be applied in case no `bias-foo` or `driver-bar` properties 12 compatible: "st,stm32-pinctrl" 20 remap-pa11: 22 description: Remaps the PA11 pin to operate as PA9 pin. 25 remap-pa12: 27 description: Remaps the PA12 pin to operate as PA10 pin. [all …]
|
/Zephyr-latest/dts/bindings/led/ |
D | gpio-leds.yaml | 2 # SPDX-License-Identifier: Apache-2.0 7 gpio-leds node. 13 compatible = "gpio-leds"; 21 gpios = <&gpio1 15 (GPIO_PULL_UP | GPIO_ACTIVE_LOW)>; 28 - led_0 is pin 1 on gpio0. The LED is on when the pin is low, 29 and off when the pin is high. 30 - led_1 is pin 2 on gpio0. The LED is on when the pin is high, 32 - led_2 is pin 15 on gpio1. The LED is on when the pin is low, 33 and the pin's internal pull-up resistor should be enabled. 35 compatible: "gpio-leds" [all …]
|
/Zephyr-latest/dts/bindings/pwm/ |
D | infineon,xmc4xxx-ccu4-pwm.yaml | 2 # SPDX-License-Identifier: Apache-2.0 10 A channel is connected to a particular gpio pin, which are defined 12 dts/arm/infineon/xmc4xxx_xxx-pinctrl.dtsi 24 The pwm ccu4 node must define the slice-prescaler values and the pinctrl nodes: 26 slice-prescaler = <15 15 15 15>; 27 pinctrl-0 = <&pwm_out_p1_1_ccu40_ch2>; 28 pinctrl-names = "default"; 39 The pin should be configured with drive-push-pull bool option and hwctrl should be set 40 to disabled. The drive-strength field can be set to any of the supported values: 42 drive-strength = "strong-medium-edge"; [all …]
|
/Zephyr-latest/include/zephyr/dt-bindings/pinctrl/ |
D | numicro-pinctrl.h | 4 * SPDX-License-Identifier: Apache-2.0 18 * @brief Pin configuration configuration bit field. 22 * - mfp [ 0 : 3 ] 23 * - pin [ 4 : 7 ] 24 * - port [ 8 : 11 ] 27 * @param pin Pin (0..15) 28 * @param mfp Multi-function value (0..15) 30 #define NUMICRO_PINMUX(port, pin, mfp) \ argument 31 (((((port) - 'A') & NUMICRO_PORT_MASK) << NUMICRO_PORT_SHIFT) | \ 32 (((pin) & NUMICRO_PIN_MASK) << NUMICRO_PIN_SHIFT) | \
|
D | max32-pinctrl.h | 2 * Copyright (c) 2023-2024 Analog Devices, Inc. 4 * SPDX-License-Identifier: Apache-2.0 11 * @brief Pin modes 21 * @brief Mode, port, pin shift number 31 * @brief Pin configuration bit field. 35 * - mode [ 0 : 3 ] 36 * - port [ 4 : 7 ] 37 * - pin [ 8 : 15 ] 39 * @param port Port (0 .. 15) 40 * @param pin Pin (0..31) [all …]
|
D | gecko-pinctrl-s1.h | 3 * SPDX-License-Identifier: Apache-2.0 10 * The whole GECKO_pin configuration information is encoded in a 32-bit bitfield 13 * - 31..24: Pin function. 14 * - 23..16: Reserved. 15 * - 15..8: Port for UART_RX/UART_TX functions. 16 * - 7..0: Pin number for UART_RX/UART_TX functions. 17 * - 15..8: Reserved for UART_LOC function. 18 * - 7..0: Loc for UART_LOC function. 31 /** Position of the pin field. */ 33 /** Mask for the pin field. */ [all …]
|
D | gecko-pinctrl.h | 3 * SPDX-License-Identifier: Apache-2.0 10 * The whole GECKO_pin configuration information is encoded in a 32-bit bitfield 13 * - 31..24: Pin function. 14 * - 23..16: Reserved. 15 * - 15..8: Port for UART_RX/UART_TX functions. 16 * - 7..0: Pin number for UART_RX/UART_TX functions. 17 * - 15..8: Reserved for UART_LOC function. 18 * - 7..0: Loc for UART_LOC function. 31 /** Position of the pin field. */ 33 /** Mask for the pin field. */ [all …]
|
D | si32-pinctrl.h | 4 * SPDX-License-Identifier: Apache-2.0 28 #define SI32_SIGNAL_EPCA0_CEX1 15 108 * @param pin Port pin number (0 to 15) 110 #define SI32_MUX(fun, port, pin) \ argument 111 ((((port)&0x7)) | (((pin)&0xF) << 3) | ((SI32_SIGNAL_##fun & 0x7F) << 22))
|
D | nrf-pinctrl.h | 3 * SPDX-License-Identifier: Apache-2.0 10 * The whole nRF pin configuration information is encoded in a 32-bit bitfield 13 * - 31..24: Pin function. 14 * - 19-23: Reserved. 15 * - 18: Associated peripheral belongs to GD FAST ACTIVE1 (nRF54H only) 16 * - 17: Clockpin enable. 17 * - 16: Pin inversion mode. 18 * - 15: Pin low power mode. 19 * - 14..11: Pin output drive configuration. 20 * - 10..9: Pin pull configuration. [all …]
|
/Zephyr-latest/soc/silabs/silabs_sim3/sim3u/ |
D | gen_crossbar_config.py | 5 # SPDX-License-Identifier: Apache-2.0 9 The SiM3U1xx SoCs do support pinmuxing, but with many limimitations. It's also non-optional, so we 18 - crossbar 0: Controls portbanks 0 and 1 19 - crossbar 1: Controls portbanks 2 and 3 21 Each crossbar has two configuration-values which reside in different registers: 22 - config: A bitmask which tells the crossbar which peripherals should be muxed. Some peripherals 24 - enable: A bit which enables or disables the whole crossbar. When disabled, all pins of the 28 - pbskipen: A bitmask where value `1` means, that the pin will not be muxed. 29 The index of the bit refers to the pin number. 34 available pin. That has a few implications: [all …]
|
/Zephyr-latest/dts/bindings/gpio/ |
D | arduino-nano-header-r3.yaml | 2 # SPDX-License-Identifier: Apache-2.0 9 * A 15-pin header with mostly digital signals. The additional NRST (pin3) 10 and GND (pin 4) pins are not exposed by this binding. 11 * A 15-pin Analog Input and power supply header. This has analog input 19 1 D1 VIN - 20 0 D0 GND - 21 - RESET RESET - 22 - GND 5V - 29 8 D8 A1/D15 15 31 10 D10 AREF - [all …]
|
D | arduino-mkr-header.yaml | 2 # SPDX-License-Identifier: Apache-2.0 9 * One side of the 14-pin header is analog inputs and digital signals. 10 A1 to A6 is Analog input. The outside pin is AREF. 11 A0 that is next to AREF used as a DAC output pin too. 12 D0-D5 is a digital output. 13 * The other side 14-pin header is power supplies and peripheral interface. 14 There are 5V and VCC power supply, GND, and RESET pin. UART, I2C, 18 through 14 correspond to D0 through D21, and parent pins 15 through 21 21 - AREF 5V - 22 15 A0/D15/DAC0 VIN - [all …]
|
D | nxp,lcd-8080.yaml | 2 # SPDX-License-Identifier: Apache-2.0 5 compatible: "nxp,lcd-8080" 8 GPIO pins exposed on NXP LCD 8080 interface (e.g., used on LCD-PAR-035 panel). 9 These pins are exposed on a 32 pin connector. The pins have the 12 Pin Number Usage 24 12 LCD 8080 interface D/C pin 25 13 LCD 8080 interface CS pin 26 14 LCD 8080 interface WR pin 27 15 LCD 8080 interface RD pin 28 16 LCD TE(tearing effect) pin [all …]
|
D | atmel-xplained-pro-header.yaml | 2 # SPDX-License-Identifier: Apache-2.0 7 The Xplained Pro layout provide a standard 20 pin header. A board can have 9 names EXTn where n ϵ [1…7], n is determined by which ID pin is connected 28 https://www.microchip.com/development-tools/xplained-boards 29 …http://ww1.microchip.com/downloads/en/DeviceDoc/Atmel-42091-Atmel-Xplained-Pro-Hardware-Developmen… 35 Bind Pin Name Pin Pin Pin Name Bind 37 0 ADC(+) 3 4 ADC(-) 1 39 4 PWM(+) 7 8 PWM(-) 5 43 12 SPI(CS0) 15 16 SPI(MOSI) 13 44 14 SPI(MISO) 17 18 SPI(SCK) 15 [all …]
|
D | particle-gen3-header.yaml | 2 # SPDX-License-Identifier: Apache-2.0 8 "shields" but use a different orientation and pin numbering scheme. 11 * A 12-pin header on the right. 9 pins on this header are exposed 13 * A 16-pin header. 13 pins on this header are exposed by this 17 0 through 8 correspond to the pins on the 12-pin header, starting 19 16-pin header, skipping the bottom pin then assigning 9 through 19, 20 skipping over GND, and replacing the lower 3V3 with pin 20. The 24 - 3V3 26 - GND 27 19 ADC0 LiPo+ - [all …]
|
D | ti,boosterpack-header.yaml | 2 # SPDX-License-Identifier: Apache-2.0 9 BoosterPack plug-in modules are available in 20 and 40 pin variants. The 10 20 pin variant has two 10 x 1 pin headers and the 40 pin variant has two 11 10 x 2 pin headers. Both variants are compatible and stackable. 13 The pins of the 20 pin variant and the outer row of the 40 pin variant are 14 numbered 1 through 20. The inner rows of the 40 pin variant are numbered 21 22 6 Analog 26 Analog 35 GPIO 15 SPI MOSI 32 compatible: "ti,boosterpack-header" 34 include: [gpio-nexus.yaml, base.yaml]
|
/Zephyr-latest/tests/drivers/gpio/gpio_basic_api/boards/ |
D | gd32f450i_eval.overlay | 4 * SPDX-License-Identifier: Apache-2.0 9 compatible = "test-gpio-basic-api"; 10 /* unplug camera from JP27 and bridge D0-D1 (pins 16 and 15) */ 11 out-gpios = <&gpioc 6 0>; /* DCI D0 (JP27 pin 16)*/ 12 in-gpios = <&gpioc 7 0>; /* DCI D1 (JP27 pin 15) */
|
D | udoo_neo_full_mcimx6x_m4.overlay | 4 * SPDX-License-Identifier: Apache-2.0 9 compatible = "test-gpio-basic-api"; 10 out-gpios = <&gpio5 14 0>; /* J4 pin 4 */ 11 in-gpios = <&gpio5 15 0>; /* J4 pin 3 */
|
/Zephyr-latest/drivers/gpio/ |
D | gpio_kscan_ite_it8xxx2.c | 4 * SPDX-License-Identifier: Apache-2.0 13 #include <zephyr/dt-bindings/gpio/ite-it8xxx2-gpio.h> 21 /* KSI[7:0]/KSO[15:8]/KSO[7:0] port gpio output enable register (bit mapping to pin) */ 23 /* KSI[7:0]/KSO[15:8]/KSO[7:0] port gpio control register (bit mapping to pin) */ 25 /* KSI[7:0]/KSO[15:8]/KSO[7:0] port gpio data register (bit mapping to pin) */ 27 /* KSI[7:0]/KSO[15:8]/KSO[7:0] port gpio data mirror register (bit mapping to pin) */ 29 /* KSI[7:0]/KSO[15:8]/KSO[7:0] port gpio open drain register (bit mapping to pin) */ 39 gpio_pin_t pin, in gpio_kscan_it8xxx2_configure() argument 42 const struct gpio_kscan_cfg *const config = dev->config; in gpio_kscan_it8xxx2_configure() 43 volatile uint8_t *reg_ksi_kso_gctrl = config->reg_ksi_kso_gctrl; in gpio_kscan_it8xxx2_configure() [all …]
|
/Zephyr-latest/dts/bindings/sensor/ |
D | ti,ina23x-common.yaml | 4 # SPDX-License-Identifier: Apache-2.0 7 include: [sensor-device.yaml, i2c-device.yaml] 10 current-lsb-microamps: 17 current-lsb(A) = maximum expected current(A) / 2^15 19 (sensor has 15 bits). For example, if maximum expected current is 15A: 21 current-lsb(A) = 15A / 2^15 ~= 457uA 27 rshunt-micro-ohms: 32 alert-gpios: 33 type: phandle-array 34 description: Alert pin
|
/Zephyr-latest/soc/renesas/ra/common_fsp/ |
D | pinctrl_soc.h | 4 * SPDX-License-Identifier: Apache-2.0 13 #include <zephyr/dt-bindings/pinctrl/renesas/pinctrl-ra.h> 15 #define RA_PINCTRL_PORT_NUM ARRAY_SIZE(((R_PFS_Type *)0)->PORT) 16 #define RA_PINCTRL_PIN_NUM ARRAY_SIZE(((R_PFS_PORT_Type *)0)->PIN) 18 * @brief Type to hold a renesas ra pin's pinctrl configuration. 23 /** Pin number 0..15 */ 31 int ra_pinctrl_query_config(uint32_t port, uint32_t pin, pinctrl_soc_pin_t *pincfg); 34 * @brief Utility macro to initialize each pin. 46 (DT_PROP(node_id, renesas_analog_enable) << 15) | \
|
/Zephyr-latest/soc/xlnx/zynq7000/common/ |
D | pinctrl_soc.h | 4 * SPDX-License-Identifier: Apache-2.0 52 /* MIO pin function multiplexing (from Xilinx UG585 v1.13, B.28 SLCR) */ 86 /* MIO SDIO CD/WP pin selection (from Xilinx UG585 v1.13, B.28 SLCR) */ 107 /* MIO pin numbers */ 123 #define MIO15 15 163 /* MIO pin groups (from Xilinx UG585 v1.13, table 2-4 "MIO-at-a-Glance") */ 187 #define MIO_GROUP_SPI1_0_SS2_PINS 15 203 #define MIO_GROUP_SDIO1_0_GRP_PINS 10, 11, 12, 13, 14, 15 211 #define MIO_GROUP_SMC0_NOR_PINS 0, 3, 4, 5, 6, 7, 8, 9, 10, 11, 13, 15, \ 219 #define MIO_GROUP_CAN0_1_GRP_PINS 14, 15 [all …]
|