Home
last modified time | relevance | path

Searched defs:regval (Results 1 – 25 of 170) sorted by relevance

1234567

/hal_gigadevice-latest/gd32f3x0/standard_peripheral/include/
Dgd32f3x0_rtc.h263 #define TIME_SC(regval) (BITS(0,6) & ((uint32_t)(regval) << 0U)) /*!< write … argument
264 #define GET_TIME_SC(regval) GET_BITS((regval),0,6) /*!< get val… argument
266 #define TIME_MN(regval) (BITS(8,14) & ((uint32_t)(regval) << 8U)) /*!< write … argument
267 #define GET_TIME_MN(regval) GET_BITS((regval),8,14) /*!< get val… argument
269 #define TIME_HR(regval) (BITS(16,21) & ((uint32_t)(regval) << 16U)) /*!< write … argument
270 #define GET_TIME_HR(regval) GET_BITS((regval),16,21) /*!< get val… argument
276 #define DATE_DAY(regval) (BITS(0,5) & ((uint32_t)(regval) << 0U)) /*!< write … argument
277 #define GET_DATE_DAY(regval) GET_BITS((regval),0,5) /*!< get val… argument
279 #define DATE_MON(regval) (BITS(8,12) & ((uint32_t)(regval) << 8U)) /*!< write … argument
280 #define GET_DATE_MON(regval) GET_BITS((regval),8,12) /*!< get val… argument
[all …]
Dgd32f3x0_usart.h308 #define CTL0_REN(regval) (BIT(2) & ((uint32_t)(regval) << 2)) argument
313 #define CTL0_TEN(regval) (BIT(3) & ((uint32_t)(regval) << 3)) argument
318 #define CTL0_PM(regval) (BITS(9,10) & ((uint32_t)(regval) << 9)) argument
324 #define CTL0_WM(regval) (BIT(11) & ((uint32_t)(regval) << 11)) argument
329 #define CTL0_WL(regval) (BIT(12) & ((uint32_t)(regval) << 12)) argument
334 #define CTL0_OVSMOD(regval) (BIT(15) & ((uint32_t)(regval) << 15)) argument
339 #define CTL1_ADDM(regval) (BIT(4) & ((uint32_t)(regval) << 4)) argument
344 #define CTL1_LBLEN(regval) (BIT(5) & ((uint32_t)(regval) << 5)) argument
349 #define CTL1_CLEN(regval) (BIT(8) & ((uint32_t)(regval) << 8)) argument
354 #define CTL1_CPH(regval) (BIT(9) & ((uint32_t)(regval) << 9)) argument
[all …]
Dgd32f3x0_adc.h148 #define CTL0_DISNUM(regval) (BITS(13,15) & ((uint32_t)(regval) << 13)) /*!< number of… argument
160 #define CTL1_ETSRC(regval) (BITS(17,19) & ((uint32_t)(regval) << 17)) argument
171 #define CTL1_ETSIC(regval) (BITS(12,14) & ((uint32_t)(regval) << 12)) argument
182 #define SAMPTX_SPT(regval) (BITS(0,2) & ((uint32_t)(regval) << 0)) argument
193 #define IOFFX_IOFF(regval) (BITS(0,11) & ((uint32_t)(regval) << 0)) argument
196 #define WDHT_WDHT(regval) (BITS(0,11) & ((uint32_t)(regval) << 0)) argument
199 #define WDLT_WDLT(regval) (BITS(0,11) & ((uint32_t)(regval) << 0)) argument
202 #define RSQ0_RL(regval) (BITS(20,23) & ((uint32_t)(regval) << 20)) argument
205 #define ISQ_IL(regval) (BITS(20,21) & ((uint32_t)(regval) << 20)) argument
208 #define CTL0_DRES(regval) (BITS(24,25) & ((uint32_t)(regval) << 24)) /*!< ADC resol… argument
[all …]
/hal_gigadevice-latest/gd32f4xx/standard_peripheral/include/
Dgd32f4xx_rtc.h287 #define TIME_SC(regval) (BITS(0,6) & ((uint32_t)(regval) << 0)) /*!< write va… argument
288 #define GET_TIME_SC(regval) GET_BITS((regval),0,6) /*!< get valu… argument
290 #define TIME_MN(regval) (BITS(8,14) & ((uint32_t)(regval) << 8)) /*!< write va… argument
291 #define GET_TIME_MN(regval) GET_BITS((regval),8,14) /*!< get valu… argument
293 #define TIME_HR(regval) (BITS(16,21) & ((uint32_t)(regval) << 16)) /*!< write va… argument
294 #define GET_TIME_HR(regval) GET_BITS((regval),16,21) /*!< get valu… argument
300 #define DATE_DAY(regval) (BITS(0,5) & ((uint32_t)(regval) << 0)) /*!< write va… argument
301 #define GET_DATE_DAY(regval) GET_BITS((regval),0,5) /*!< get valu… argument
303 #define DATE_MON(regval) (BITS(8,12) & ((uint32_t)(regval) << 8)) /*!< write va… argument
304 #define GET_DATE_MON(regval) GET_BITS((regval),8,12) /*!< get valu… argument
[all …]
Dgd32f4xx_usart.h250 #define CTL0_REN(regval) (BIT(2) & ((uint32_t)(regval) << 2)) argument
255 #define CTL0_TEN(regval) (BIT(3) & ((uint32_t)(regval) << 3)) argument
260 #define CTL0_PM(regval) (BITS(9,10) & ((uint32_t)(regval) << 9)) argument
266 #define CTL0_WM(regval) (BIT(11) & ((uint32_t)(regval) << 11)) argument
271 #define CTL0_WL(regval) (BIT(12) & ((uint32_t)(regval) << 12)) argument
276 #define CTL0_OVSMOD(regval) (BIT(15) & ((uint32_t)(regval) << 15)) argument
281 #define CTL1_STB(regval) (BITS(12,13) & ((uint32_t)(regval) << 12)) argument
288 #define CTL1_LBLEN(regval) (BIT(5) & ((uint32_t)(regval) << 5)) argument
293 #define CTL1_CLEN(regval) (BIT(8) & ((uint32_t)(regval) << 8)) argument
298 #define CTL1_CPH(regval) (BIT(9) & ((uint32_t)(regval) << 9)) argument
[all …]
Dgd32f4xx_pmu.h85 #define CTL_LVDT(regval) (BITS(5,7)&((uint32_t)(regval)<<5)) argument
96 #define CTL_LDLP(regval) (BIT(10)&((uint32_t)(regval)<<10)) argument
101 #define CTL_LDNP(regval) (BIT(11)&((uint32_t)(regval)<<11)) argument
106 #define CTL_LDOVS(regval) (BITS(14,15)&((uint32_t)(regval)<<14)) argument
113 #define CTL_HDS(regval) (BIT(17)&((uint32_t)(regval)<<17)) argument
118 #define CTL_LDEN(regval) (BITS(18,19)&((uint32_t)(regval)<<18)) argument
123 #define CS_BLDOON(regval) (BIT(9)&((uint32_t)(regval)<<9)) argument
128 #define CS_LDRF(regval) (BITS(18,19)&((uint32_t)(regval)<<18)) argument
Dgd32f4xx_can.h300 #define CAN_FMCFG_FMOD(regval) BIT(regval) /*!< filter mode, list or m… argument
303 #define CAN_FSCFG_FS(regval) BIT(regval) /*!< filter scale, 32 bits … argument
306 #define CAN_FAFIFOR_FAF(regval) BIT(regval) /*!< filter associated with… argument
309 #define CAN_FW_FW(regval) BIT(regval) /*!< filter working */ argument
312 #define CAN_FDATA_FD(regval) BIT(regval) /*!< filter data */ argument
477 #define BT_BAUDPSC(regval) (BITS(0,9) & ((uint32_t)(regval) << 0)) argument
480 #define BT_BS1(regval) (BITS(16,19) & ((uint32_t)(regval) << 16)) argument
483 #define BT_BS2(regval) (BITS(20,22) & ((uint32_t)(regval) << 20)) argument
486 #define BT_SJW(regval) (BITS(24,25) & ((uint32_t)(regval) << 24)) argument
489 #define BT_MODE(regval) (BITS(30,31) & ((uint32_t)(regval) << 30)) argument
[all …]
/hal_gigadevice-latest/gd32l23x/standard_peripheral/include/
Dgd32l23x_rtc.h286 #define TIME_SC(regval) (BITS(0,6) & ((uint32_t)(regval) << 0)) /*!< write v… argument
287 #define GET_TIME_SC(regval) GET_BITS((regval),0,6) /*!< get val… argument
289 #define TIME_MN(regval) (BITS(8,14) & ((uint32_t)(regval) << 8)) /*!< write v… argument
290 #define GET_TIME_MN(regval) GET_BITS((regval),8,14) /*!< get val… argument
292 #define TIME_HR(regval) (BITS(16,21) & ((uint32_t)(regval) << 16)) /*!< write v… argument
293 #define GET_TIME_HR(regval) GET_BITS((regval),16,21) /*!< get val… argument
299 #define DATE_DAY(regval) (BITS(0,5) & ((uint32_t)(regval) << 0)) /*!< write v… argument
300 #define GET_DATE_DAY(regval) GET_BITS((regval),0,5) /*!< get val… argument
302 #define DATE_MON(regval) (BITS(8,12) & ((uint32_t)(regval) << 8)) /*!< write v… argument
303 #define GET_DATE_MON(regval) GET_BITS((regval),8,12) /*!< get val… argument
[all …]
Dgd32l23x_cmp.h143 #define CS_CMP0EN(regval) (BIT(0) & ((uint32_t)(regval) << 0)) argument
148 #define CS_CMP0PM(regval) (BITS(2,3) & ((uint32_t)(regval) << 2)) argument
154 #define CS_CMP0MSEL(regval) (BITS(4,6) & ((uint32_t)(regval) << 4)) argument
163 #define CS_CMP0OSEL(regval) (BITS(13,14) & ((uint32_t)(regval) << 13)) argument
170 #define CS_CMP0PL(regval) (BIT(15) & ((uint32_t)(regval) << 15)) argument
175 #define CS_CMP0HST(regval) (BITS(16,17) & ((uint32_t)(regval) << 16)) argument
182 #define CS_CMP0BLK(regval) (BITS(18,20) & ((uint32_t)(regval) << 18)) argument
190 #define CS_CMP0BEN(regval) (BIT(22) & ((uint32_t)(regval) << 22)) argument
195 #define CS_CMP0SEN(regval) (BIT(23) & ((uint32_t)(regval) << 23)) argument
200 #define CS_CMP0OUT(regval) (BIT(30) & ((uint32_t)(regval) << 30)) argument
[all …]
Dgd32l23x_usart.h314 #define CTL0_REN(regval) (BIT(2) & ((uint32_t)(regval) << 2)) argument
319 #define CTL0_TEN(regval) (BIT(3) & ((uint32_t)(regval) << 3)) argument
324 #define CTL0_PM(regval) (BITS(9,10) & ((uint32_t)(regval) << 9)) argument
330 #define CTL0_WM(regval) (BIT(11) & ((uint32_t)(regval) << 11)) argument
335 #define CTL0_WL(regval) (BIT(12) & ((uint32_t)(regval) << 12)) argument
340 #define CTL0_OVSMOD(regval) (BIT(15) & ((uint32_t)(regval) << 15)) argument
345 #define CTL1_ADDM(regval) (BIT(4) & ((uint32_t)(regval) << 4)) argument
350 #define CTL1_LBLEN(regval) (BIT(5) & ((uint32_t)(regval) << 5)) argument
355 #define CTL1_CLEN(regval) (BIT(8) & ((uint32_t)(regval) << 8)) argument
360 #define CTL1_CPH(regval) (BIT(9) & ((uint32_t)(regval) << 9)) argument
[all …]
Dgd32l23x_adc.h154 #define CTL0_DISNUM(regval) (BITS(13, 15) & ((uint32_t)(regval) << 13)) /*!< write valu… argument
172 #define CTL1_ETSRC(regval) (BITS(17, 19) & ((uint32_t)(regval) << 17)) argument
182 #define CTL1_ETSIC(regval) (BITS(12, 14) & ((uint32_t)(regval) << 12)) argument
190 #define SAMPTX_SPT(regval) (BITS(0, 2) & ((uint32_t)(regval) << 0)) /*!< write valu… argument
201 #define IOFFX_IOFF(regval) (BITS(0, 11) & ((uint32_t)(regval) << 0)) /*!< write valu… argument
204 #define WDHT_WDHT(regval) (BITS(0, 11) & ((uint32_t)(regval) << 0)) /*!< write valu… argument
207 #define WDLT_WDLT(regval) (BITS(0, 11) & ((uint32_t)(regval) << 0)) /*!< write valu… argument
210 #define RSQ0_RL(regval) (BITS(20, 23) & ((uint32_t)(regval) << 20)) /*!< write valu… argument
213 #define ISQ_IL(regval) (BITS(20, 21) & ((uint32_t)(regval) << 20)) /*!< write valu… argument
216 #define CCTL_CCNT(regval) (BITS(0, 11) & ((uint32_t)(regval) << 0)) /*!< write valu… argument
[all …]
Dgd32l23x_lpuart.h238 #define CTL0_REN(regval) (BIT(2) & ((uint32_t)(regval) << 2)) argument
243 #define CTL0_TEN(regval) (BIT(3) & ((uint32_t)(regval) << 3)) argument
248 #define CTL0_PM(regval) (BITS(9,10) & ((uint32_t)(regval) << 9)) argument
254 #define CTL0_WM(regval) (BIT(11) & ((uint32_t)(regval) << 11)) argument
265 #define CTL1_ADDM(regval) (BIT(4) & ((uint32_t)(regval) << 4)) argument
270 #define CTL1_STB(regval) (BITS(12,13) & ((uint32_t)(regval) << 12)) argument
275 #define CTL1_MSBF(regval) (BIT(19) & ((uint32_t)(regval) << 19)) argument
280 #define CTL2_DENR(regval) (BIT(6) & ((uint32_t)(regval) << 6)) argument
285 #define CTL2_DENT(regval) (BIT(7) & ((uint32_t)(regval) << 7)) argument
290 #define CTL2_RTSEN(regval) (BIT(8) & ((uint32_t)(regval) << 8)) argument
[all …]
/hal_gigadevice-latest/gd32vf103/standard_peripheral/include/
Dgd32vf103_usart.h190 #define CTL0_REN(regval) (BIT(2) & ((uint32_t)(regval) << 2)) argument
195 #define CTL0_TEN(regval) (BIT(3) & ((uint32_t)(regval) << 3)) argument
200 #define CTL0_PM(regval) (BITS(9,10) & ((uint32_t)(regval) << 9)) argument
206 #define CTL0_WM(regval) (BIT(11) & ((uint32_t)(regval) << 11)) argument
211 #define CTL0_WL(regval) (BIT(12) & ((uint32_t)(regval) << 12)) argument
216 #define CTL1_STB(regval) (BITS(12,13) & ((uint32_t)(regval) << 12)) argument
223 #define CTL1_LBLEN(regval) (BIT(5) & ((uint32_t)(regval) << 5)) argument
228 #define CTL1_CLEN(regval) (BIT(8) & ((uint32_t)(regval) << 8)) argument
233 #define CTL1_CPH(regval) (BIT(9) & ((uint32_t)(regval) << 9)) argument
238 #define CTL1_CPL(regval) (BIT(10) & ((uint32_t)(regval) << 10)) argument
[all …]
Dgd32vf103_can.h298 #define CAN_FMCFG_FMOD(regval) BIT(regval) /*!< filter mode, list or m… argument
301 #define CAN_FSCFG_FS(regval) BIT(regval) /*!< filter scale, 32 bits … argument
304 #define CAN_FAFIFOR_FAF(regval) BIT(regval) /*!< filter associated with… argument
307 #define CAN_FW_FW(regval) BIT(regval) /*!< filter working */ argument
310 #define CAN_FDATA_FD(regval) BIT(regval) /*!< filter data */ argument
484 #define BT_BAUDPSC(regval) (BITS(0,9) & ((uint32_t)(regval) << 0)) argument
487 #define BT_BS1(regval) (BITS(16,19) & ((uint32_t)(regval) << 16)) argument
490 #define BT_BS2(regval) (BITS(20,22) & ((uint32_t)(regval) << 20)) argument
493 #define BT_SJW(regval) (BITS(24,25) & ((uint32_t)(regval) << 24)) argument
496 #define BT_MODE(regval) (BITS(30,31) & ((uint32_t)(regval) << 30)) argument
[all …]
/hal_gigadevice-latest/gd32e50x/standard_peripheral/include/
Dgd32e50x_can.h342 #define CAN_FMCFG_FMOD(regval) BIT(regval) /*!< filter mode, list or m… argument
345 #define CAN_FSCFG_FS(regval) BIT(regval) /*!< filter scale, 32 bits … argument
348 #define CAN_FAFIFOR_FAF(regval) BIT(regval) /*!< filter associated with… argument
351 #define CAN_FW_FW(regval) BIT(regval) /*!< filter working */ argument
354 #define CAN_FDATA_FD(regval) BIT(regval) /*!< filter data */ argument
593 #define BT_BAUDPSC(regval) (BITS(0,9) & ((uint32_t)(regval) << 0)) argument
596 #define BT_BS1(regval) ((BITS(16,19) & ((uint32_t)(regval) << 16)) | (BITS(10,1… argument
597 #define BT_DBS1(regval) ((BITS(16,19) & ((uint32_t)(regval) << 16))) argument
600 #define BT_BS2(regval) ((BITS(20,22) & ((uint32_t)(regval) << 20)) | (BITS(13,1… argument
601 #define BT_DBS2(regval) ((BITS(20,22)) & ((uint32_t)(regval) << 20)) argument
[all …]
Dgd32e50x_gpio.h509 #define PCF0_USART2_REMAP(regval) (BITS(4,5) & ((uint32_t)(regval) << 4)) … argument
510 #define PCF0_TIMER0_REMAP(regval) (BITS(6,7) & ((uint32_t)(regval) << 6)) … argument
511 #define PCF0_TIMER1_REMAP(regval) (BITS(8,9) & ((uint32_t)(regval) << 8)) … argument
512 #define PCF0_TIMER2_REMAP(regval) (BITS(10,11) & ((uint32_t)(regval) << 10)) … argument
513 #define PCF0_CAN0_REMAP(regval) (BITS(13,14) & ((uint32_t)(regval) << 13)) … argument
514 #define PCF0_SWJ_CFG(regval) (BITS(24,26) & ((uint32_t)(regval) << 24)) … argument
515 #define PCF1_CTC_REMAP(regval) (BITS(11,12) & ((uint32_t)(regval) << 11)) … argument
564 #define PCFA_PA8_AFCFG(regval) (BITS(16, 17) & ((uint32_t)(regval) << 16)) … argument
565 #define PCFA_PA9_AFCFG(regval) (BITS(18, 19) & ((uint32_t)(regval) << 18)) … argument
566 #define PCFA_PA10_AFCFG(regval) (BITS(20, 21) & ((uint32_t)(regval) << 20)) … argument
[all …]
Dgd32e50x_adc.h184 #define CTL0_DISNUM(regval) (BITS(13, 15) & ((uint32_t)(regval) << 13)) /*!< w… argument
192 #define CTL0_SYNCM(regval) (BITS(16, 19) & ((uint32_t)(regval) << 16)) /*!< w… argument
205 #define CTL1_CLBNUM(regval) (BITS(4, 6) & ((uint32_t)(regval) << 4)) /*!< w… argument
218 #define CTL1_ETSRC(regval) (BITS(17, 19) & ((uint32_t)(regval) << 17)) /*!< w… argument
241 #define CTL1_ETSIC(regval) (BITS(12, 14) & ((uint32_t)(regval) << 12)) /*!< w… argument
264 #define SAMPTX_SPT(regval) (BITS(0, 2) & ((uint32_t)(regval) << 0)) /*!< w… argument
275 #define IOFFX_IOFF(regval) (BITS(0, 11) & ((uint32_t)(regval) << 0)) argument
278 #define WDHT0_WDHT0(regval) (BITS(0, 11) & ((uint32_t)(regval) << 0)) argument
281 #define WDLT0_WDLT0(regval) (BITS(0, 11) & ((uint32_t)(regval) << 0)) argument
284 #define WDT1_WDHT1(regval) (BITS(16, 23) & ((uint32_t)(regval) << 16)) argument
[all …]
/hal_gigadevice-latest/gd32f403/standard_peripheral/include/
Dgd32f403_can.h298 #define CAN_FMCFG_FMOD(regval) BIT(regval) /*!< filter mode, list or m… argument
301 #define CAN_FSCFG_FS(regval) BIT(regval) /*!< filter scale, 32 bits … argument
304 #define CAN_FAFIFOR_FAF(regval) BIT(regval) /*!< filter associated with… argument
307 #define CAN_FW_FW(regval) BIT(regval) /*!< filter working */ argument
310 #define CAN_FDATA_FD(regval) BIT(regval) /*!< filter data */ argument
484 #define BT_BAUDPSC(regval) (BITS(0,9) & ((uint32_t)(regval) << 0)) argument
487 #define BT_BS1(regval) (BITS(16,19) & ((uint32_t)(regval) << 16)) argument
490 #define BT_BS2(regval) (BITS(20,22) & ((uint32_t)(regval) << 20)) argument
493 #define BT_SJW(regval) (BITS(24,25) & ((uint32_t)(regval) << 24)) argument
496 #define BT_MODE(regval) (BITS(30,31) & ((uint32_t)(regval) << 30)) argument
[all …]
Dgd32f403_usart.h238 #define CTL0_REN(regval) (BIT(2) & ((uint32_t)(regval) << 2)) argument
243 #define CTL0_TEN(regval) (BIT(3) & ((uint32_t)(regval) << 3)) argument
248 #define CTL0_PM(regval) (BITS(9,10) & ((uint32_t)(regval) << 9)) argument
254 #define CTL0_WM(regval) (BIT(11) & ((uint32_t)(regval) << 11)) argument
259 #define CTL0_WL(regval) (BIT(12) & ((uint32_t)(regval) << 12)) argument
264 #define CTL1_STB(regval) (BITS(12,13) & ((uint32_t)(regval) << 12)) argument
271 #define CTL1_LBLEN(regval) (BIT(5) & ((uint32_t)(regval) << 5)) argument
276 #define CTL1_CLEN(regval) (BIT(8) & ((uint32_t)(regval) << 8)) argument
281 #define CTL1_CPH(regval) (BIT(9) & ((uint32_t)(regval) << 9)) argument
286 #define CTL1_CPL(regval) (BIT(10) & ((uint32_t)(regval) << 10)) argument
[all …]
Dgd32f403_pmu.h77 #define CTL_LVDT(regval) (BITS(5,7)&((uint32_t)(regval)<<5)) argument
88 #define CTL_LDOVS(regval) (BITS(14,15)&((uint32_t)(regval)<<14)) argument
94 #define CTL_HDS(regval) (BIT(17)&((uint32_t)(regval)<<17)) argument
99 #define CTL_LDLP(regval) (BIT(10)&((uint32_t)(regval)<<10)) argument
104 #define CTL_LDNP(regval) (BIT(11)&((uint32_t)(regval)<<11)) argument
109 #define CS_LDRF(regval) (BITS(18,19)&((uint32_t)(regval)<<18)) argument
/hal_gigadevice-latest/gd32a50x/standard_peripheral/include/
Dgd32a50x_usart.h308 #define CTL0_REN(regval) (BIT(2) & ((uint32_t)(regval) << 2)) argument
313 #define CTL0_TEN(regval) (BIT(3) & ((uint32_t)(regval) << 3)) argument
318 #define CTL0_PM(regval) (BITS(9,10) & ((uint32_t)(regval) << 9)) argument
330 #define CTL0_WL(regval) (BIT(12) & ((uint32_t)(regval) << 12)) argument
335 #define CTL0_OVSMOD(regval) (BIT(15) & ((uint32_t)(regval) << 15)) argument
340 #define CTL1_ADDM(regval) (BIT(4) & ((uint32_t)(regval) << 4)) argument
345 #define CTL1_LBLEN(regval) (BIT(5) & ((uint32_t)(regval) << 5)) argument
350 #define CTL1_CLEN(regval) (BIT(8) & ((uint32_t)(regval) << 8)) argument
355 #define CTL1_CPH(regval) (BIT(9) & ((uint32_t)(regval) << 9)) argument
360 #define CTL1_CPL(regval) (BIT(10) & ((uint32_t)(regval) << 10)) argument
[all …]
Dgd32a50x_cmp.h135 #define CS_CMPPM(regval) (BITS(2,3) & ((uint32_t)(regval) << 2)) argument
142 #define CS_CMPMSEL(regval) (BITS(4,9) & ((uint32_t)(regval) << 4)) argument
158 #define CS_CMPPSEL(regval) (BITS(10,12) & ((uint32_t)(regval) << 10)) argument
169 #define CS_CMPOSEL(regval) (BITS(13,14) & ((uint32_t)(regval) << 13)) argument
175 #define CS_CMPPL(regval) (BIT(15) & ((uint32_t)(regval) << 15)) argument
180 #define CS_CMPHST(regval) (BITS(16,17) & ((uint32_t)(regval) << 16)) argument
187 #define CS_CMPBLK(regval) (BITS(18,20) & ((uint32_t)(regval) << 18)) argument
194 #define CS_CMPBEN(regval) (BIT(22) & ((uint32_t)(regval) << 22)) argument
199 #define CS_CMPSEN(regval) (BIT(23) & ((uint32_t)(regval) << 23)) argument
204 #define CS_CMPLK(regval) (BIT(31) & ((uint32_t)(regval) << 31)) argument
Dgd32a50x_can.h876 #define CTL0_MSZ(regval) (CAN_CTL0_MSZ & ((uint32_t)(regval) << 0U)) /*!< write… argument
910 #define CTL0_FS(regval) (CAN_CTL0_FS & ((uint32_t)(regval) << 8U)) /*!< write… argument
916 #define GET_CTL0_FS(regval) GET_BITS((regval),8,9) /*!< get … argument
926 #define GET_ERR0_REFCNT(regval) GET_BITS((regval),24,31) /*!< get … argument
927 #define GET_ERR0_TEFCNT(regval) GET_BITS((regval),16,23) /*!< get … argument
928 #define GET_ERR0_RECNT(regval) GET_BITS((regval),8,15) /*!< get … argument
929 #define GET_ERR0_TECNT(regval) GET_BITS((regval),0,7) /*!< get … argument
930 #define ERR0_REFCNT(regval) (BITS(24,31) & ((uint32_t)(regval) << 24U)) /*!< set … argument
931 #define ERR0_TEFCNT(regval) (BITS(16,23) & ((uint32_t)(regval) << 16U)) /*!< set … argument
932 #define ERR0_RECNT(regval) (BITS(8,15) & ((uint32_t)(regval) << 8U)) /*!< set … argument
[all …]
Dgd32a50x_mfcom.h182 #define TMCTL_TRIGSEL(regval) (BITS(24,27) & ((uint32_t)(regval) << 24U)) argument
209 #define TMCTL_TMPCFG(regval) (BITS(16,17) & ((uint32_t)(regval) << 16U)) argument
216 #define TMCTL_TMPSEL(regval) (BITS(8,10) & ((uint32_t)(regval) << 8U)) argument
231 #define TMCTL_TMMOD(regval) (BITS(0,1) & ((uint32_t)(regval) << 0U)) argument
238 #define TMCFG_TMOUT(regval) (BITS(24,25) & ((uint32_t)(regval) << 24U)) argument
245 #define TMCFG_TMDEC(regval) (BITS(20,21) & ((uint32_t)(regval) << 20U)) argument
252 #define TMCFG_TMRST(regval) (BITS(16,18) & ((uint32_t)(regval) << 16U)) argument
261 #define TMCFG_TMDIS(regval) (BITS(12,14) & ((uint32_t)(regval) << 12U)) argument
271 #define TMCFG_TMEN(regval) (BITS(8,10) & ((uint32_t)(regval) << 8U)) argument
282 #define TMCFG_TMSTOP(regval) (BITS(4,5) & ((uint32_t)(regval) << 4U)) argument
[all …]
/hal_gigadevice-latest/gd32e10x/standard_peripheral/include/
Dgd32e10x_usart.h247 #define CTL0_REN(regval) (BIT(2) & ((uint32_t)(regval) << 2)) argument
252 #define CTL0_TEN(regval) (BIT(3) & ((uint32_t)(regval) << 3)) argument
257 #define CTL0_PM(regval) (BITS(9,10) & ((uint32_t)(regval) << 9)) argument
263 #define CTL0_WM(regval) (BIT(11) & ((uint32_t)(regval) << 11)) argument
268 #define CTL0_WL(regval) (BIT(12) & ((uint32_t)(regval) << 12)) argument
273 #define CTL1_STB(regval) (BITS(12,13) & ((uint32_t)(regval) << 12)) argument
280 #define CTL1_LBLEN(regval) (BIT(5) & ((uint32_t)(regval) << 5)) argument
285 #define CTL1_CLEN(regval) (BIT(8) & ((uint32_t)(regval) << 8)) argument
290 #define CTL1_CPH(regval) (BIT(9) & ((uint32_t)(regval) << 9)) argument
295 #define CTL1_CPL(regval) (BIT(10) & ((uint32_t)(regval) << 10)) argument
[all …]

1234567