Home
last modified time | relevance | path

Searched +full:arm926ej +full:- +full:s (Results 1 – 25 of 36) sorted by relevance

12

/Linux-v5.10/Documentation/arm/
Dmicrochip.rst7 ------------
11 It is important to note that the Microchip (previously Atmel) ARM-based MPU
15 git branches/tags and email subject always contain this "at91" sub-string.
19 ---------
25 - at91rm9200
29 …http://ww1.microchip.com/downloads/en/DeviceDoc/Atmel-1768-32-bit-ARM920T-Embedded-Microprocessor-
32 - at91sam9260
36 …ttp://ww1.microchip.com/downloads/en/DeviceDoc/Atmel-6221-32-bit-ARM926EJ-S-Embedded-Microprocesso…
38 - at91sam9xe
42 …ttp://ww1.microchip.com/downloads/en/DeviceDoc/Atmel-6254-32-bit-ARM926EJ-S-Embedded-Microprocesso…
[all …]
/Linux-v5.10/Documentation/devicetree/bindings/arm/
Darm,versatile.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Linus Walleij <linus.walleij@linaro.org>
13 The ARM Versatile boards are two variants of ARM926EJ-S evaluation boards
22 - description: The ARM Versatile Application Baseboard (HBI-0118) is an
23 evaluation board specifically for the ARM926EJ-S. It can be connected
24 to an IB1 interface board for a touchscreen-type use case or an IB2
25 for a candybar phone-type use case. See ARM DUI 0225D.
27 - const: arm,versatile-ab
[all …]
Dcpus.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>
21 with updates for 32-bit and 64-bit ARM systems provided in this document.
30 - square brackets define bitfields, eg reg[7:0] value of the bitfield in
59 On 32-bit ARM v7 or later systems this property is
68 On ARM v8 64-bit systems this property is required
71 * If cpus node's #address-cells property is set to 2
79 * If cpus node's #address-cells property is set to 1
[all …]
/Linux-v5.10/arch/arm/boot/dts/
Darm-realview-eb.dts23 /dts-v1/;
24 #include <dt-bindings/interrupt-controller/irq.h>
25 #include <dt-bindings/gpio/gpio.h>
26 #include "arm-realview-eb.dtsi"
30 compatible = "arm,realview-eb";
35 * ARM926EJ-S, ARM1136, ARM1176 that does not have L2 cache
39 * qemu-system-arm -M realview-eb
40 * Unless specified, QEMU will emulate an ARM926EJ-S core tile.
41 * Switches -cpu arm1136 or -cpu arm1176 emulates the other
45 #address-cells = <1>;
[all …]
Dalphascale-asm9260.dtsi2 * Copyright 2014 Oleksij Rempel <linux@rempel-privat.de>
7 #include <dt-bindings/clock/alphascale,asm9260.h>
10 #address-cells = <1>;
11 #size-cells = <1>;
12 interrupt-parent = <&icoll>;
20 #address-cells = <0>;
21 #size-cells = <0>;
24 compatible = "arm,arm926ej-s";
31 compatible = "fixed-clock";
32 #clock-cells = <0>;
[all …]
Dsd5203.dts1 // SPDX-License-Identifier: GPL-2.0-only
8 /dts-v1/;
13 interrupt-parent = <&vic>;
14 #address-cells = <1>;
15 #size-cells = <1>;
26 #address-cells = <1>;
27 #size-cells = <0>;
31 compatible = "arm,arm926ej-s";
42 #address-cells = <1>;
43 #size-cells = <1>;
[all …]
Ds3c2416.dtsi1 // SPDX-License-Identifier: GPL-2.0
3 * Samsung's S3C2416 SoC device tree source
8 #include <dt-bindings/clock/s3c2443.h>
10 #include "s3c2416-pinctrl.dtsi"
21 #address-cells = <1>;
22 #size-cells = <0>;
26 compatible = "arm,arm926ej-s";
31 clocks: clock-controller@4c000000 {
32 compatible = "samsung,s3c2416-clock";
34 #clock-cells = <1>;
[all …]
Dspear3xx.dtsi1 // SPDX-License-Identifier: GPL-2.0-or-later
9 #address-cells = <1>;
10 #size-cells = <1>;
11 interrupt-parent = <&vic>;
14 #address-cells = <0>;
15 #size-cells = <0>;
18 compatible = "arm,arm926ej-s";
29 #address-cells = <1>;
30 #size-cells = <1>;
31 compatible = "simple-bus";
[all …]
Dsuniv-f1c100s.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR X11)
8 #address-cells = <1>;
9 #size-cells = <1>;
10 interrupt-parent = <&intc>;
13 osc24M: clk-24M {
14 #clock-cells = <0>;
15 compatible = "fixed-clock";
16 clock-frequency = <24000000>;
17 clock-output-names = "osc24M";
20 osc32k: clk-32k {
[all …]
Dvt8500.dtsi1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * vt8500.dtsi - Device tree file for VIA VT8500 SoC
9 #address-cells = <1>;
10 #size-cells = <1>;
14 #address-cells = <0>;
15 #size-cells = <0>;
19 compatible = "arm,arm926ej-s";
36 #address-cells = <1>;
37 #size-cells = <1>;
38 compatible = "simple-bus";
[all …]
Dnspire.dtsi1 // SPDX-License-Identifier: GPL-2.0-only
9 #address-cells = <1>;
10 #size-cells = <1>;
11 interrupt-parent = <&intc>;
15 compatible = "arm,arm926ej-s";
29 #clock-cells = <0>;
30 compatible = "fixed-clock";
31 clock-frequency = <32768>;
35 #clock-cells = <0>;
40 #clock-cells = <0>;
[all …]
Dwm8650.dtsi1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * wm8650.dtsi - Device tree file for Wondermedia WM8650 SoC
9 #address-cells = <1>;
10 #size-cells = <1>;
14 #address-cells = <0>;
15 #size-cells = <0>;
19 compatible = "arm,arm926ej-s";
34 #address-cells = <1>;
35 #size-cells = <1>;
36 compatible = "simple-bus";
[all …]
Dspear600.dtsi1 // SPDX-License-Identifier: GPL-2.0-or-later
7 #address-cells = <1>;
8 #size-cells = <1>;
12 #address-cells = <0>;
13 #size-cells = <0>;
16 compatible = "arm,arm926ej-s";
27 #address-cells = <1>;
28 #size-cells = <1>;
29 compatible = "simple-bus";
32 vic0: interrupt-controller@f1100000 {
[all …]
Dwm8505.dtsi1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * wm8505.dtsi - Device tree file for Wondermedia WM8505 SoC
9 #address-cells = <1>;
10 #size-cells = <1>;
14 #address-cells = <0>;
15 #size-cells = <0>;
19 compatible = "arm,arm926ej-s";
38 #address-cells = <1>;
39 #size-cells = <1>;
40 compatible = "simple-bus";
[all …]
Dox810se.dtsi1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * ox810se.dtsi - Device tree file for Oxford Semiconductor OX810SE SoC
8 #include <dt-bindings/clock/oxsemi,ox810se.h>
9 #include <dt-bindings/reset/oxsemi,ox810se.h>
12 #address-cells = <1>;
13 #size-cells = <1>;
17 #address-cells = <0>;
18 #size-cells = <0>;
22 compatible = "arm,arm926ej-s";
35 compatible = "fixed-clock";
[all …]
Dintegratorap.dts1 // SPDX-License-Identifier: GPL-2.0
6 /dts-v1/;
8 #include <dt-bindings/gpio/gpio.h>
9 #include <dt-bindings/input/input.h>
13 compatible = "arm,integrator-ap";
16 #address-cells = <1>;
17 #size-cells = <0>;
27 /* compatible = "arm,arm926ej-s"; */
30 * The documentation in ARM DUI 0138E page 3-12 states
32 * but painful trial-and-error has proved to me that it
[all …]
Dlpc32xx.dtsi1 // SPDX-License-Identifier: GPL-2.0+
5 * Copyright (C) 2015-2019 Vladimir Zapolskiy <vz@mleia.com>
9 #include <dt-bindings/clock/lpc32xx-clock.h>
10 #include <dt-bindings/interrupt-controller/irq.h>
13 #address-cells = <1>;
14 #size-cells = <1>;
16 interrupt-parent = <&mic>;
19 #address-cells = <1>;
20 #size-cells = <0>;
23 compatible = "arm,arm926ej-s";
[all …]
Dimx23.dtsi1 // SPDX-License-Identifier: GPL-2.0+
5 #include "imx23-pinfunc.h"
8 #address-cells = <1>;
9 #size-cells = <1>;
11 interrupt-parent = <&icoll>;
14 * pre-existing /chosen node to be available to insert the
31 #address-cells = <1>;
32 #size-cells = <0>;
35 compatible = "arm,arm926ej-s";
42 compatible = "simple-bus";
[all …]
Dat91sam9261.dtsi1 // SPDX-License-Identifier: GPL-2.0-only
3 * at91sam9261.dtsi - Device Tree Include file for AT91SAM9261 SoC
5 * Copyright (C) 2013 Jean-Jacques Hiblot <jjhiblot@traphandler.com>
8 #include <dt-bindings/pinctrl/at91.h>
9 #include <dt-bindings/interrupt-controller/irq.h>
10 #include <dt-bindings/gpio/gpio.h>
11 #include <dt-bindings/clock/at91.h>
14 #address-cells = <1>;
15 #size-cells = <1>;
18 interrupt-parent = <&aic>;
[all …]
Dimx27.dtsi1 // SPDX-License-Identifier: GPL-2.0+
5 #include "imx27-pinfunc.h"
7 #include <dt-bindings/clock/imx27-clock.h>
8 #include <dt-bindings/gpio/gpio.h>
9 #include <dt-bindings/input/input.h>
10 #include <dt-bindings/interrupt-controller/irq.h>
13 #address-cells = <1>;
14 #size-cells = <1>;
17 * pre-existing /chosen node to be available to insert the
43 aitc: aitc-interrupt-controller@10040000 {
[all …]
Dimx25.dtsi1 // SPDX-License-Identifier: GPL-2.0+
3 // Copyright 2012 Sascha Hauer, Pengutronix <s.hauer@pengutronix.de>
5 #include <dt-bindings/gpio/gpio.h>
6 #include "imx25-pinfunc.h"
9 #address-cells = <1>;
10 #size-cells = <1>;
13 * pre-existing /chosen node to be available to insert the
46 #address-cells = <1>;
47 #size-cells = <0>;
50 compatible = "arm,arm926ej-s";
[all …]
/Linux-v5.10/Documentation/arm/vfp/
Drelease-notes.rst11 on ARM926EJ-S.
13 This release has been validated against the SoftFloat-2b library by
14 John R. Hauser using the TestFloat-2a test suite. Details of this
21 - fdiv
22 - fsub
23 - fadd
24 - fmul
25 - fcmp
26 - fcmpe
27 - fcvtd
[all …]
/Linux-v5.10/arch/arm/mm/
Dproc-arm926.S1 /* SPDX-License-Identifier: GPL-2.0-or-later */
3 * linux/arch/arm/mm/proc-arm926.S: MMU functions for ARM926EJ-S
5 * Copyright (C) 1999-2001 ARM Limited
7 * hacked for non-paged-MM by Hyok S. Choi, 2003.
12 * CONFIG_CPU_ARM926_CPU_IDLE -> nohlt
19 #include <asm/pgtable-hwdef.h>
22 #include "proc-macros.S"
76 bic ip, ip, #0x1100 @ ...i...s........
148 * - start - start address (inclusive)
149 * - end - end address (exclusive)
[all …]
/Linux-v5.10/arch/arm/mach-realview/
DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
34 the ARM926EJ-S core tile, while on an ARMv6/v7 kernel, at least
35 one of the ARM1136, ARM1176, ARM11MPCore or Cortex-A9MPCore
39 bool "Support ARM1136J(F)-S Tile"
47 bool "Support ARM1176JZ(F)-S Tile"
54 bool "Support Multicore Cortex-A9 Tile"
57 Enable support for the Cortex-A9MPCore tile fitted to the
74 the ARM11MPCore. This platform has an on-board ARM11MPCore and has
75 support for PCI-E and Compact Flash.
79 bool "Support RealView(R) Platform Baseboard for ARM1176JZF-S"
[all …]
/Linux-v5.10/arch/arm/mach-integrator/
DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
18 Support for ARM's Integrator platform.
33 bool "Include support for Integrator/IM-PD1"
41 The IM-PD1 is an add-on logic module for the Integrator which
43 The IM-PD1 can be found on the Integrator/PP2 platform.
70 bool "Integrator/CM922T-XA10 core module"
76 bool "Integrator/CM926EJ-S core module"
88 bool "Integrator/CM946E-S core module"
94 bool "Integrator/CM966E-S core module"
117 bool "Integrator/CM1026EJ-S core module"
[all …]

12