Home
last modified time | relevance | path

Searched +full:spare +full:- +full:regs (Results 1 – 25 of 46) sorted by relevance

12

/Linux-v6.1/drivers/mtd/nand/raw/
Dmpc5121_nfc.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * Copyright 2004-2008 Freescale Semiconductor, Inc.
34 /* Addresses for NFC SPARE BUFFER areas */
110 void __iomem *regs; member
127 return in_be16(prv->regs + reg); in nfc_read()
136 out_be16(prv->regs + reg, val); in nfc_write()
207 wake_up(&prv->irq_waitq); in mpc5121_nfc_irq()
221 rv = wait_event_timeout(prv->irq_waitq, in mpc5121_nfc_done()
225 dev_warn(prv->dev, in mpc5121_nfc_done()
236 u32 pagemask = chip->pagemask; in mpc5121_nfc_addr_cycle()
[all …]
Dmtk_nand.c1 // SPDX-License-Identifier: GPL-2.0 OR MIT
6 * Jorge Ramirez-Ortiz <jorge.ramirez-ortiz@linaro.org>
10 #include <linux/dma-mapping.h>
20 #include <linux/mtd/nand-ecc-mtk.h>
90 #define MTK_NAME "mtk-nand"
151 void __iomem *regs; member
162 * supported spare size of each IP.
163 * order should be the same with the spare size bitfiled defination of
186 return (u8 *)p + i * chip->ecc.size; in data_ptr()
198 if (i < mtk_nand->bad_mark.sec) in oob_ptr()
[all …]
Dmarvell_nand.c1 // SPDX-License-Identifier: GPL-2.0
6 * Author: Miquel RAYNAL <miquel.raynal@free-electrons.com>
17 * The ECC layouts are depicted in details in Marvell AN-379, but here
23 * bytes (also called "spare" bytes in the driver). This engine
28 * +-------------------------------------------------------------+
30 * +-------------------------------------------------------------+
39 * +-----------------------------------------
41 * +-----------------------------------------
43 * -------------------------------------------
45 * -------------------------------------------
[all …]
Dqcom_nandc.c1 // SPDX-License-Identifier: GPL-2.0-only
9 #include <linux/dma-mapping.h>
206 #define dev_cmd_reg_addr(nandc, reg) ((nandc)->props->dev_cmd_reg_start + (reg))
209 #define nandc_reg_phys(chip, offset) ((chip)->base_phys + (offset))
213 ((chip)->reg_read_dma + \
214 ((uint8_t *)(vaddr) - (uint8_t *)(chip)->reg_read_buf))
241 * @bam_ce - the array of BAM command elements
242 * @cmd_sgl - sgl for NAND BAM command pipe
243 * @data_sgl - sgl for NAND BAM consumer/producer pipe
244 * @last_data_desc - last DMA desc in data channel (tx/rx).
[all …]
Dmxc_nand.c1 // SPDX-License-Identifier: GPL-2.0+
3 * Copyright 2004-2007 Freescale Semiconductor, Inc. All Rights Reserved.
28 #define NFC_V1_V2_BUF_SIZE (host->regs + 0x00)
29 #define NFC_V1_V2_BUF_ADDR (host->regs + 0x04)
30 #define NFC_V1_V2_FLASH_ADDR (host->regs + 0x06)
31 #define NFC_V1_V2_FLASH_CMD (host->regs + 0x08)
32 #define NFC_V1_V2_CONFIG (host->regs + 0x0a)
33 #define NFC_V1_V2_ECC_STATUS_RESULT (host->regs + 0x0c)
34 #define NFC_V1_V2_RSLTMAIN_AREA (host->regs + 0x0e)
35 #define NFC_V21_RSLTSPARE_AREA (host->regs + 0x10)
[all …]
Drockchip-nand-controller.c1 // SPDX-License-Identifier: GPL-2.0 OR MIT
5 * Author: Yifeng Zhao <yifeng.zhao@rock-chips.com>
10 #include <linux/dma-mapping.h>
30 * First byte of oob(spare).
31 * nand_chip->oob_poi data layout:
63 #define DMA_INC_NUM (9) /* 1 - 16 */
173 void __iomem *regs; member
198 return (u8 *)p + i * chip->ecc.size; in rk_nfc_buf_to_data_ptr()
205 poi = chip->oob_poi + i * NFC_SYS_DATA_SIZE; in rk_nfc_buf_to_oob_ptr()
215 poi = chip->oob_poi + rknand->metadata_size + chip->ecc.bytes * i; in rk_nfc_buf_to_oob_ecc_ptr()
[all …]
/Linux-v6.1/Documentation/devicetree/bindings/remoteproc/
Dqcom,sc7180-mss-pil.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/remoteproc/qcom,sc7180-mss-pil.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Sibi Sankar <quic_sibis@quicinc.com>
19 - qcom,sc7180-mss-pil
23 - description: MSS QDSP6 registers
24 - description: RMB registers
26 reg-names:
28 - const: qdsp6
[all …]
/Linux-v6.1/drivers/mtd/nand/
Decc-mxic.c1 // SPDX-License-Identifier: GPL-2.0
10 #include <linux/dma-mapping.h>
19 #include <linux/mtd/nand-ecc-mxic.h>
57 /* Spare Data Size */
74 /* SDMA Address of Spare Data */
80 /* Status bytes between each chunk of spare data */
89 void __iomem *regs; member
126 struct nand_ecc_engine *eng = nand->ecc.engine; in nand_to_mxic()
128 if (eng->integration == NAND_ECC_ENGINE_INTEGRATION_EXTERNAL) in nand_to_mxic()
140 if (section < 0 || section >= ctx->steps) in mxic_ecc_ooblayout_ecc()
[all …]
Decc-mtk.c1 // SPDX-License-Identifier: GPL-2.0 OR MIT
6 * Jorge Ramirez-Ortiz <jorge.ramirez-ortiz@linaro.org>
10 #include <linux/dma-mapping.h>
18 #include <linux/mtd/nand-ecc-mtk.h>
57 void __iomem *regs; member
121 struct device *dev = ecc->dev; in mtk_ecc_wait_idle()
125 ret = readl_poll_timeout_atomic(ecc->regs + ECC_IDLE_REG(op), val, in mtk_ecc_wait_idle()
138 dec = readw(ecc->regs + ecc->caps->ecc_regs[ECC_DECIRQ_STA]) in mtk_ecc_irq()
141 dec = readw(ecc->regs + ecc->caps->ecc_regs[ECC_DECDONE]); in mtk_ecc_irq()
142 if (dec & ecc->sectors) { in mtk_ecc_irq()
[all …]
/Linux-v6.1/drivers/soc/tegra/fuse/
Dfuse-tegra.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * Copyright (c) 2013-2022, NVIDIA CORPORATION. All rights reserved.
11 #include <linux/nvmem-consumer.h>
12 #include <linux/nvmem-provider.h>
39 { .compatible = "nvidia,tegra20-car", },
40 { .compatible = "nvidia,tegra30-car", },
41 { .compatible = "nvidia,tegra114-car", },
42 { .compatible = "nvidia,tegra124-car", },
43 { .compatible = "nvidia,tegra132-car", },
44 { .compatible = "nvidia,tegra210-car", },
[all …]
/Linux-v6.1/arch/arm64/include/asm/
Dkgdb.h1 /* SPDX-License-Identifier: GPL-2.0-only */
15 #include <asm/debug-monitors.h>
33 * General purpose regs:
34 * r0-r30: 64 bit
38 * FPU regs:
39 * f0-f31: 128 bit
45 * Architecture Reference Manual that claimed "SPSR_ELx is a 32-bit register".
46 * and, as a result, allocated only 32-bits for the PSTATE in the remote
49 * Unfortunately "is a 32-bit register" has a very special meaning for
53 * little for people who don't spend their spare time reading ARM architecture
[all …]
/Linux-v6.1/drivers/thermal/tegra/
Dtegra30-tsensor.c1 // SPDX-License-Identifier: GPL-2.0
9 * Copyright (C) 2021 GRATE-DRIVER project
75 void __iomem *regs; member
82 void __iomem *regs; member
96 err = reset_control_assert(ts->rst); in tegra_tsensor_hw_enable()
98 dev_err(ts->dev, "failed to assert hardware reset: %d\n", err); in tegra_tsensor_hw_enable()
102 err = clk_prepare_enable(ts->clk); in tegra_tsensor_hw_enable()
104 dev_err(ts->dev, "failed to enable clock: %d\n", err); in tegra_tsensor_hw_enable()
110 err = reset_control_deassert(ts->rst); in tegra_tsensor_hw_enable()
112 dev_err(ts->dev, "failed to deassert hardware reset: %d\n", err); in tegra_tsensor_hw_enable()
[all …]
/Linux-v6.1/arch/m68k/include/asm/
Ddvma.h1 /* SPDX-License-Identifier: GPL-2.0 */
3 * include/asm-m68k/dma.h
16 #define DVMA_PAGE_MASK (~(DVMA_PAGE_SIZE-1))
43 #define DVMA_SIZE (DVMA_END-DVMA_START)
47 /* empirical kludge -- dvma regions only seem to work right on 0x10000
50 #define DVMA_ALIGN(addr) (((addr)+DVMA_REGION_SIZE-1) & \
51 ~(DVMA_REGION_SIZE-1))
53 /* virt <-> phys conversions */
73 #define DVMA_SIZE (DVMA_END-DVMA_START)
76 #define IOMMU_ENTRIES (IOMMU_TOTAL_ENTRIES - 0x80)
[all …]
/Linux-v6.1/drivers/edac/
Di5400_edac.c18 * Intel 5400 Chipset Memory Controller Hub (MCH) - Datasheet
21 * This Memory Controller manages DDR2 FB-DIMMs. It has 2 branches, each with
22 * 2 channels operating in lockstep no-mirror mode. Each channel can have up to
83 #define FERR_FAT_FBDCHAN (3<<28) /* channel index where the highest-order error occurred */
88 /* Non-fatal error register */
140 * Error masks are according with Table 5-17 of i5400 datasheet
144 EMASK_M1 = 1<<0, /* Memory Write error on non-redundant retry */
145 EMASK_M2 = 1<<1, /* Memory or FB-DIMM configuration CRC read error */
148 EMASK_M5 = 1<<4, /* Aliased Uncorrectable Non-Mirrored Demand Data ECC */
150 EMASK_M7 = 1<<6, /* Aliased Uncorrectable Resilver- or Spare-Copy Data ECC */
[all …]
Di7300_edac.c1 // SPDX-License-Identifier: GPL-2.0-only
10 * Intel 7300 Chipset Memory Controller Hub (MCH) - Datasheet
48 * Branch 0 - 2 channels: channels 0 and 1 (FDB0 PCI dev 21.0)
49 * Branch 1 - 2 channels: channels 2 and 3 (FDB1 PCI dev 22.0)
106 u16 ambpresent[MAX_CHANNELS]; /* AMB present regs */
151 * memory. From datasheet item 7.3.1 (FB-DIMM technology & organization), it
170 * MTRx - Memory Technology Registers
192 [22] = "Non-Redundant Fast Reset Timeout",
195 [0] = "Memory Write error on non-redundant retry or "
203 [24] = "DIMM-Spare Copy Completed",
[all …]
Di5000_edac.c12 * Intel 5000X Chipset Memory Controller Hub (MCH) - Datasheet
102 /* Non-Retry or redundant Retry errors */
277 * MTRx - Memory Technology Registers
290 /* enables the report of miscellaneous messages as CE errors - default off */
363 u32 ferr_nf_fbd; /* First Errors Non-Fatal */
364 u32 nerr_nf_fbd; /* Next Errors Non-Fatal */
372 * Non-Recoverable Error */
373 u16 nrecmema; /* Non-Recoverable Mem log A */
374 u32 nrecmemb; /* Non-Recoverable Mem log B */
391 pvt = mci->pvt_info; in i5000_get_error_info()
[all …]
/Linux-v6.1/arch/arm/mach-s3c/
Dmach-jive.c1 // SPDX-License-Identifier: GPL-2.0
31 #include <linux/platform_data/mtd-nand-s3c2410.h>
32 #include <linux/platform_data/i2c-s3c2410.h>
34 #include "hardware-s3c24xx.h"
35 #include "regs-gpio.h"
36 #include <linux/platform_data/fb-s3c2410.h>
37 #include "gpio-samsung.h"
39 #include <asm/mach-types.h>
43 #include <linux/mtd/nand-ecc-sw-hamming.h>
46 #include "gpio-cfg.h"
[all …]
/Linux-v6.1/drivers/net/ethernet/sun/
Dcassini.c1 // SPDX-License-Identifier: GPL-2.0+
13 * load balancing (non-VLAN mode)
16 * page-based RX descriptor engine with separate completion rings
22 * -- driver allocates pages at a time and keeps reference counts
24 * -- the upper protocol layers assume that the header is in the skb
27 * -- driver appends the rest of the data pages as frags to skbuffs
29 * -- on page reclamation, the driver swaps the page with a spare page.
37 * TX has 4 queues. currently these queues are used in a round-robin
41 * alternatively, the queues can be configured via use of the all-purpose
49 * encrypted and non-encrypted packets, but we use them for buffering
[all …]
/Linux-v6.1/arch/arm/kernel/
Dunwind.c1 // SPDX-License-Identifier: GPL-2.0-only
68 enum regs { enum
89 /* sign-extend to 32 bits */ \
100 * stop - 1 = last entry
124 addr_prel31 = (addr - (unsigned long)start) & 0x7fffffff; in search_index()
126 while (start < stop - 1) { in search_index()
127 const struct unwind_idx *mid = start + ((stop - start) >> 1); in search_index()
133 if (addr_prel31 - ((unsigned long)mid - (unsigned long)start) < in search_index()
134 mid->addr_offset) in search_index()
138 addr_prel31 -= ((unsigned long)mid - in search_index()
[all …]
/Linux-v6.1/drivers/mfd/
Dtc3589x.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * Copyright (C) ST-Ericsson SA 2010
5 * Author: Hanumath Prasad <hanumath.prasad@stericsson.com> for ST-Ericsson
6 * Author: Rabin Vincent <rabin.vincent@stericsson.com> for ST-Ericsson
22 * enum tc3589x_version - indicates the TC3589x version
38 * tc3589x_reg_read() - read a single TC3589x register
46 ret = i2c_smbus_read_byte_data(tc3589x->i2c, reg); in tc3589x_reg_read()
48 dev_err(tc3589x->dev, "failed to read reg %#x: %d\n", in tc3589x_reg_read()
56 * tc3589x_reg_write() - write a single TC3589x register
65 ret = i2c_smbus_write_byte_data(tc3589x->i2c, reg, data); in tc3589x_reg_write()
[all …]
/Linux-v6.1/drivers/video/fbdev/
Dsm501fb.c1 // SPDX-License-Identifier: GPL-2.0-only
22 #include <linux/dma-mapping.h>
39 #include <linux/sm501-regs.h>
43 static char *fb_mode = "640x480-16@60";
93 void __iomem *regs; /* remapped registers */ member
100 /* per-framebuffer private data */
119 return var->xres + var->left_margin + in h_total()
120 var->right_margin + var->hsync_len; in h_total()
125 return var->yres + var->upper_margin + in v_total()
126 var->lower_margin + var->vsync_len; in v_total()
[all …]
/Linux-v6.1/arch/powerpc/mm/
Dpgtable.c1 // SPDX-License-Identifier: GPL-2.0-or-later
7 * Copyright (C) 1995-1996 Gary Thomas (gdt@linuxppc.org)
29 #include <asm/pte-walk.h>
41 return current->thread.regs && TRAP(current->thread.regs) == 0x400; in is_exec_fault()
76 /* Server-style MMU handles coherency when hashing if HW exec permission
77 * is supposed per page (currently 64-bit only). If not, then, we always
90 if (!test_bit(PG_dcache_clean, &pg->flags)) { in set_pte_filter_hash()
92 set_bit(PG_dcache_clean, &pg->flags); in set_pte_filter_hash()
105 * as we don't have two bits to spare for _PAGE_EXEC and _PAGE_HWEXEC so
128 if (test_bit(PG_dcache_clean, &pg->flags)) in set_pte_filter()
[all …]
/Linux-v6.1/drivers/remoteproc/
Dqcom_q6v5_mss.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * Qualcomm self-authenticating modem subsystem remoteproc driver
7 * Copyright (c) 2012-2013, The Linux Foundation. All rights reserved.
13 #include <linux/dma-map-ops.h>
14 #include <linux/dma-mapping.h>
246 static int q6v5_regulator_init(struct device *dev, struct reg_info *regs, in q6v5_regulator_init() argument
256 regs[i].reg = devm_regulator_get(dev, reg_res[i].supply); in q6v5_regulator_init()
257 if (IS_ERR(regs[i].reg)) { in q6v5_regulator_init()
258 rc = PTR_ERR(regs[i].reg); in q6v5_regulator_init()
259 if (rc != -EPROBE_DEFER) in q6v5_regulator_init()
[all …]
/Linux-v6.1/kernel/trace/
Dtrace.c1 // SPDX-License-Identifier: GPL-2.0
5 * Copyright (C) 2007-2012 Steven Rostedt <srostedt@redhat.com>
12 * Copyright (C) 2004-2006 Ingo Molnar
64 * A selftest will lurk into the ring-buffer to count the
66 * insertions into the ring-buffer such as trace_printk could occurred
72 * If boot-time tracing including tracers/events via kernel cmdline
122 * ftrace_dump_on_oops - variable to dump ftrace buffer on oops
296 if (export->flags & flag) { in trace_process_export()
299 export->write(export, entry, size); in trace_process_export()
313 if (export->flags & TRACE_EXPORT_FUNCTION) in ftrace_exports_enable()
[all …]
/Linux-v6.1/drivers/net/ethernet/hisilicon/hns/
Dhnae.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
3 * Copyright (c) 2014-2015 Hisilicon Limited.
231 /* hnae_ring->flags fields */
233 #define is_tx_ring(ring) ((ring)->flags & RINGF_DIR)
278 u32 buf_size; /* size for hnae_desc->addr, preset by AE */
283 int next_to_use; /* idx of next spare desc */
301 ((ring)->p = ((ring)->p + 1) % (ring)->desc_num)
303 ((ring)->p = ((ring)->p - 1 + (ring)->desc_num) % (ring)->desc_num)
311 assert((idx) >= 0 && (idx) < (ring)->desc_num)
321 return (end - begin + ring->desc_num) % ring->desc_num; in ring_dist()
[all …]

12