Home
last modified time | relevance | path

Searched refs:SPI_I2SPR_ODD_Pos (Results 1 – 25 of 133) sorted by relevance

123456

/hal_stm32-latest/stm32cube/stm32l0xx/soc/
Dstm32l051xx.h4800 #define SPI_I2SPR_ODD_Pos (8U) macro
4801 #define SPI_I2SPR_ODD_Msk (0x1UL << SPI_I2SPR_ODD_Pos) /*!< 0x00000100 */
Dstm32l081xx.h5074 #define SPI_I2SPR_ODD_Pos (8U) macro
5075 #define SPI_I2SPR_ODD_Msk (0x1UL << SPI_I2SPR_ODD_Pos) /*!< 0x00000100 */
Dstm32l071xx.h4937 #define SPI_I2SPR_ODD_Pos (8U) macro
4938 #define SPI_I2SPR_ODD_Msk (0x1UL << SPI_I2SPR_ODD_Pos) /*!< 0x00000100 */
Dstm32l052xx.h5193 #define SPI_I2SPR_ODD_Pos (8U) macro
5194 #define SPI_I2SPR_ODD_Msk (0x1UL << SPI_I2SPR_ODD_Pos) /*!< 0x00000100 */
Dstm32l062xx.h5330 #define SPI_I2SPR_ODD_Pos (8U) macro
5331 #define SPI_I2SPR_ODD_Msk (0x1UL << SPI_I2SPR_ODD_Pos) /*!< 0x00000100 */
Dstm32l053xx.h5346 #define SPI_I2SPR_ODD_Pos (8U) macro
5347 #define SPI_I2SPR_ODD_Msk (0x1UL << SPI_I2SPR_ODD_Pos) /*!< 0x00000100 */
Dstm32l072xx.h5434 #define SPI_I2SPR_ODD_Pos (8U) macro
5435 #define SPI_I2SPR_ODD_Msk (0x1UL << SPI_I2SPR_ODD_Pos) /*!< 0x00000100 */
Dstm32l073xx.h5585 #define SPI_I2SPR_ODD_Pos (8U) macro
5586 #define SPI_I2SPR_ODD_Msk (0x1UL << SPI_I2SPR_ODD_Pos) /*!< 0x00000100 */
Dstm32l083xx.h5722 #define SPI_I2SPR_ODD_Pos (8U) macro
5723 #define SPI_I2SPR_ODD_Msk (0x1UL << SPI_I2SPR_ODD_Pos) /*!< 0x00000100 */
Dstm32l063xx.h5481 #define SPI_I2SPR_ODD_Pos (8U) macro
5482 #define SPI_I2SPR_ODD_Msk (0x1UL << SPI_I2SPR_ODD_Pos) /*!< 0x00000100 */
Dstm32l082xx.h5571 #define SPI_I2SPR_ODD_Pos (8U) macro
5572 #define SPI_I2SPR_ODD_Msk (0x1UL << SPI_I2SPR_ODD_Pos) /*!< 0x00000100 */
/hal_stm32-latest/stm32cube/stm32f0xx/soc/
Dstm32f031x6.h4094 #define SPI_I2SPR_ODD_Pos (8U) macro
4095 #define SPI_I2SPR_ODD_Msk (0x1UL << SPI_I2SPR_ODD_Pos) /*!< 0x00000100 */
Dstm32f038xx.h4066 #define SPI_I2SPR_ODD_Pos (8U) macro
4067 #define SPI_I2SPR_ODD_Msk (0x1UL << SPI_I2SPR_ODD_Pos) /*!< 0x00000100 */
Dstm32f058xx.h4566 #define SPI_I2SPR_ODD_Pos (8U) macro
4567 #define SPI_I2SPR_ODD_Msk (0x1UL << SPI_I2SPR_ODD_Pos) /*!< 0x00000100 */
Dstm32f051x8.h4594 #define SPI_I2SPR_ODD_Pos (8U) macro
4595 #define SPI_I2SPR_ODD_Msk (0x1UL << SPI_I2SPR_ODD_Pos) /*!< 0x00000100 */
Dstm32f071xb.h5104 #define SPI_I2SPR_ODD_Pos (8U) macro
5105 #define SPI_I2SPR_ODD_Msk (0x1UL << SPI_I2SPR_ODD_Pos) /*!< 0x00000100 */
/hal_stm32-latest/stm32cube/stm32f1xx/soc/
Dstm32f101xg.h5530 #define SPI_I2SPR_ODD_Pos (8U) macro
5531 #define SPI_I2SPR_ODD_Msk (0x1UL << SPI_I2SPR_ODD_Pos) /*!< 0x00000100 */
Dstm32f101xe.h5456 #define SPI_I2SPR_ODD_Pos (8U) macro
5457 #define SPI_I2SPR_ODD_Msk (0x1UL << SPI_I2SPR_ODD_Pos) /*!< 0x00000100 */
/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c011xx.h4913 #define SPI_I2SPR_ODD_Pos (8U) macro
4914 #define SPI_I2SPR_ODD_Msk (0x1UL << SPI_I2SPR_ODD_Pos) /*!< 0x00000100 */
Dstm32c031xx.h5076 #define SPI_I2SPR_ODD_Pos (8U) macro
5077 #define SPI_I2SPR_ODD_Msk (0x1UL << SPI_I2SPR_ODD_Pos) /*!< 0x00000100 */
Dstm32c071xx.h5563 #define SPI_I2SPR_ODD_Pos (8U) macro
5564 #define SPI_I2SPR_ODD_Msk (0x1UL << SPI_I2SPR_ODD_Pos) /*!< 0x00000100 */
/hal_stm32-latest/stm32cube/stm32f4xx/soc/
Dstm32f410cx.h5757 #define SPI_I2SPR_ODD_Pos (8U) macro
5758 #define SPI_I2SPR_ODD_Msk (0x1UL << SPI_I2SPR_ODD_Pos) /*!< 0x00000100 */
Dstm32f410rx.h5761 #define SPI_I2SPR_ODD_Pos (8U) macro
5762 #define SPI_I2SPR_ODD_Msk (0x1UL << SPI_I2SPR_ODD_Pos) /*!< 0x00000100 */
Dstm32f410tx.h5717 #define SPI_I2SPR_ODD_Pos (8U) macro
5718 #define SPI_I2SPR_ODD_Msk (0x1UL << SPI_I2SPR_ODD_Pos) /*!< 0x00000100 */
/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g030xx.h5501 #define SPI_I2SPR_ODD_Pos (8U) macro
5502 #define SPI_I2SPR_ODD_Msk (0x1UL << SPI_I2SPR_ODD_Pos) /*!< 0x00000100 */

123456