Home
last modified time | relevance | path

Searched refs:DT_INST_CLOCKS_CELL (Results 1 – 25 of 126) sorted by relevance

123456

/Zephyr-latest/drivers/pinctrl/
Dpinctrl_nxp_port.c76 CLK_GATE_DEFINE(DT_INST_CLOCKS_CELL(n, offset), DT_INST_CLOCKS_CELL(n, bits))
79 (DT_INST_CLOCKS_CELL(n, mrcc_offset) == 0 \
81 : MAKE_MRCC_REGADDR(MRCC_BASE, DT_INST_CLOCKS_CELL(n, mrcc_offset)))
84 DT_INST_CLOCKS_CELL(n, name)
/Zephyr-latest/include/zephyr/drivers/clock_control/
Dclock_control_silabs.h37 .bus_clock = DT_INST_CLOCKS_CELL(inst, enable), \
38 .branch = DT_INST_CLOCKS_CELL(inst, branch), \
/Zephyr-latest/soc/st/stm32/common/
Dstm32_backup_sram.c57 .pclken = { .bus = DT_INST_CLOCKS_CELL(0, bus),
58 .enr = DT_INST_CLOCKS_CELL(0, bits) },
/Zephyr-latest/drivers/timer/
Drcar_cmt_timer.c21 #define CLOCK_SUBSYS DT_INST_CLOCKS_CELL(0, module)
30 .module = DT_INST_CLOCKS_CELL(0, module),
31 .domain = DT_INST_CLOCKS_CELL(0, domain),
/Zephyr-latest/drivers/entropy/
Dentropy_max32.c84 .perclk.bus = DT_INST_CLOCKS_CELL(0, offset),
85 .perclk.bit = DT_INST_CLOCKS_CELL(0, bit),
/Zephyr-latest/soc/openisa/rv32m1/
Dsoc.h108 DT_INST_CLOCKS_CELL(n, name))
/Zephyr-latest/drivers/ipm/
Dipm_stm32_hsem.c198 .bus = DT_INST_CLOCKS_CELL(0, bus),
199 .enr = DT_INST_CLOCKS_CELL(0, bits)
Dipm_stm32_ipcc.c293 .pclken = { .bus = DT_INST_CLOCKS_CELL(0, bus),
294 .enr = DT_INST_CLOCKS_CELL(0, bits)
/Zephyr-latest/drivers/dac/
Ddac_stm32.c183 .enr = DT_INST_CLOCKS_CELL(index, bits), \
184 .bus = DT_INST_CLOCKS_CELL(index, bus), \
Ddac_esp32.c89 .clock_subsys = (clock_control_subsys_t) DT_INST_CLOCKS_CELL(id, offset), \
Ddac_gd32.c177 .clkid = DT_INST_CLOCKS_CELL(0, id),
/Zephyr-latest/drivers/interrupt_controller/
Dintc_mchp_ecia_xec.c45 #define ECIA_XEC_PCR_REG_IDX DT_INST_CLOCKS_CELL(0, regidx)
46 #define ECIA_XEC_PCR_BITPOS DT_INST_CLOCKS_CELL(0, bitpos)
49 MCHP_XEC_PCR_SCR_ENCODE(DT_INST_CLOCKS_CELL(0, regidx), \
50 DT_INST_CLOCKS_CELL(0, bitpos), \
51 DT_INST_CLOCKS_CELL(0, domain))
/Zephyr-latest/drivers/watchdog/
Dwdt_wwdt_numaker.c290 .clk_modidx = DT_INST_CLOCKS_CELL(0, clock_module_index),
291 .clk_src = DT_INST_CLOCKS_CELL(0, clock_source),
292 .clk_div = DT_INST_CLOCKS_CELL(0, clock_divider),
Dwdt_wwdg_stm32.c308 .enr = DT_INST_CLOCKS_CELL(0, bits),
309 .bus = DT_INST_CLOCKS_CELL(0, bus)
Dwdt_max32.c265 .perclk.bus = DT_INST_CLOCKS_CELL(_num, offset), \
266 .perclk.bit = DT_INST_CLOCKS_CELL(_num, bit), \
/Zephyr-latest/drivers/w1/
Dw1_max32.c196 .perclk.bus = DT_INST_CLOCKS_CELL(_num, offset), \
197 .perclk.bit = DT_INST_CLOCKS_CELL(_num, bit), \
/Zephyr-latest/drivers/mbox/
Dmbox_stm32_hsem.c52 .bus = DT_INST_CLOCKS_CELL(0, bus),
53 .enr = DT_INST_CLOCKS_CELL(0, bits)
/Zephyr-latest/drivers/can/
Dcan_numaker.c270 .clk_modidx = DT_INST_CLOCKS_CELL(inst, clock_module_index), \
271 .clk_src = DT_INST_CLOCKS_CELL(inst, clock_source), \
272 .clk_div = DT_INST_CLOCKS_CELL(inst, clock_divider), \
/Zephyr-latest/include/zephyr/devicetree/
Dclocks.h347 #define DT_INST_CLOCKS_CELL(inst, cell) \ macro
/Zephyr-latest/drivers/spi/
Dspi_numaker.c357 .clk_modidx = DT_INST_CLOCKS_CELL(inst, clock_module_index), \
358 .clk_src = DT_INST_CLOCKS_CELL(inst, clock_source), \
359 .clk_div = DT_INST_CLOCKS_CELL(inst, clock_divider), \
/Zephyr-latest/drivers/adc/
Dadc_numaker.c386 .clk_modidx = DT_INST_CLOCKS_CELL(inst, clock_module_index), \
387 .clk_src = DT_INST_CLOCKS_CELL(inst, clock_source), \
388 .clk_div = DT_INST_CLOCKS_CELL(inst, clock_divider), \
/Zephyr-latest/drivers/sensor/st/stm32_digi_temp/
Dstm32_digi_temp.c279 .enr = DT_INST_CLOCKS_CELL(index, bits), \
280 .bus = DT_INST_CLOCKS_CELL(index, bus) \
/Zephyr-latest/drivers/serial/
Duart_numaker.c432 .clk_modidx = DT_INST_CLOCKS_CELL(inst, clock_module_index), \
433 .clk_src = DT_INST_CLOCKS_CELL(inst, clock_source), \
434 .clk_div = DT_INST_CLOCKS_CELL(inst, clock_divider), \
/Zephyr-latest/drivers/crypto/
Dcrypto_mchp_xec_symcr.c524 MCHP_XEC_PCR_SCR_ENCODE(DT_INST_CLOCKS_CELL(i, regidx), \
525 DT_INST_CLOCKS_CELL(i, bitpos), \
526 DT_INST_CLOCKS_CELL(i, domain))
/Zephyr-latest/drivers/mdio/
Dmdio_nxp_imx_netc.c94 .clock_subsys = (clock_control_subsys_t)DT_INST_CLOCKS_CELL(n, name), \

123456