Home
last modified time | relevance | path

Searched refs:sys_read32 (Results 151 – 175 of 196) sorted by relevance

12345678

/Zephyr-latest/drivers/clock_control/
Dclock_stm32_ll_common.c270 temp = sys_read32(DT_REG_ADDR(DT_NODELABEL(rcc)) + pclken->bus); in stm32_clock_control_on()
510 if ((sys_read32(DT_REG_ADDR(DT_NODELABEL(rcc)) + pclken->bus) & pclken->enr) in stm32_clock_control_get_status()
Dclock_stm32_ll_u5.c169 temp = sys_read32(DT_REG_ADDR(DT_NODELABEL(rcc)) + pclken->bus); in stm32_clock_control_on()
376 if ((sys_read32(DT_REG_ADDR(DT_NODELABEL(rcc)) + pclken->bus) & pclken->enr) in stm32_clock_control_get_status()
/Zephyr-latest/drivers/flash/
Dflash_cadence_nand.c181 status = sys_read32(DFI_SEL_CHK); in flash_cdns_nand_init()
/Zephyr-latest/drivers/can/
Dcan_esp32_twai.c88 return sys_read32(addr) & 0xFF; in can_esp32_twai_read_reg()
/Zephyr-latest/drivers/interrupt_controller/
Dintc_wkpu_nxp_s32.c34 #define REG_READ(r) sys_read32(config->base + (r))
Dintc_eirq_nxp_s32.c39 #define REG_READ(r) sys_read32(config->base + (r))
/Zephyr-latest/drivers/fpga/
Dfpga_mpfs.c56 return sys_read32(add + offset); in scb_read()
/Zephyr-latest/drivers/gpio/
Dgpio_rcar.c59 return sys_read32(DEVICE_MMIO_NAMED_GET(dev, reg_base) + offs); in gpio_rcar_read()
Dgpio_dw.c61 return sys_read32(base_addr + offset); in dw_read()
Dgpio_renesas_ra.c115 return sys_read32(config->regs + offset); in reg_read()
/Zephyr-latest/drivers/i3c/
Di3c_mcux.c146 if (!WAIT_FOR((sys_read32((mm_reg_t)reg) & mask) == match, timeout_us, /*nop*/)) { in reg32_poll_timeout()
162 uint32_t val = sys_read32((mem_addr_t)reg); in reg32_update()
182 uint32_t val = sys_read32((mem_addr_t)reg); in reg32_test_match()
1481 mstatus = sys_read32((mem_addr_t)&base->MSTATUS); in mcux_i3c_ibi_work()
/Zephyr-latest/drivers/spi/
Dspi_dw.h104 return sys_read32(addr + off); in reg_read()
Dspi_andes_atcspi200.c764 intr_status = sys_read32(SPI_INTST(cfg->base)); in spi_atcspi200_irq_handler()
770 spi_status = sys_read32(SPI_STAT(cfg->base)); in spi_atcspi200_irq_handler()
818 rx_data = sys_read32(SPI_DATA(cfg->base)); in spi_atcspi200_irq_handler()
Dspi_ambiq_spid.c403 sys_write32((sys_read32(addr) | DT_INST_PHA(n, ambiq_pwrcfg, mask)), addr); \
/Zephyr-latest/drivers/disk/nvme/
Dnvme_helpers.h504 sys_read32((mm_reg_t)b_a + nvme_mmio_offsetof(reg))
/Zephyr-latest/drivers/ethernet/
Deth_cyclonev_priv.h16 (sys_write32((sys_read32(dest) & ~(msk)) | ((src) & (msk)), dest))
/Zephyr-latest/drivers/ieee802154/
Dieee802154_cc13xx_cc26xx.c533 if (sys_read32(CCFG_BASE + CCFG_O_IEEE_MAC_0) != 0xFFFFFFFF && in ieee802154_cc13xx_cc26xx_data_init()
534 sys_read32(CCFG_BASE + CCFG_O_IEEE_MAC_1) != 0xFFFFFFFF) { in ieee802154_cc13xx_cc26xx_data_init()
Dieee802154_cc13xx_cc26xx_subg.c885 if (sys_read32(CCFG_BASE + CCFG_O_IEEE_MAC_0) != 0xFFFFFFFF && in drv_data_init()
886 sys_read32(CCFG_BASE + CCFG_O_IEEE_MAC_1) != 0xFFFFFFFF) { in drv_data_init()
/Zephyr-latest/drivers/counter/
Dcounter_xlnx_axi_timer.c63 return sys_read32(config->base + offset); in xlnx_axi_timer_read32()
/Zephyr-latest/drivers/i2c/
Di2c_dw.c64 reg = sys_read32(reg_base + DW_IC_REG_DMA_CR); in i2c_dw_enable_idma()
69 reg = sys_read32(reg_base + DW_IC_REG_DMA_CR); in i2c_dw_enable_idma()
390 uint32_t stat = sys_read32(reg_base + IDMA_REG_INTR_STS); in i2c_dw_isr()
Di2c_rcar.c81 return sys_read32(config->reg_addr + offs); in i2c_rcar_read()
Di2c_ambiq.c429 sys_write32((sys_read32(addr) | DT_INST_PHA(n, ambiq_pwrcfg, mask)), addr); \
/Zephyr-latest/drivers/adc/
Dadc_ambiq.c411 sys_write32((sys_read32(addr) | DT_INST_PHA(n, ambiq_pwrcfg, mask)), addr); \
/Zephyr-latest/drivers/watchdog/
Dwdt_nxp_s32.c81 #define REG_READ(r) sys_read32(config->base + (r))
/Zephyr-latest/drivers/pcie/endpoint/
Dpcie_ep_iproc_regs.h369 return sys_read32((mem_addr_t)addr); in pcie_read32()

12345678