Home
last modified time | relevance | path

Searched refs:channel (Results 601 – 625 of 1368) sorted by relevance

1...<<21222324252627282930>>...55

/Zephyr-latest/samples/drivers/dac/boards/
Dgd32e103v_eval.overlay10 dac-channel-id = <0>;
Desp32_devkitc_wroom_procpu.overlay10 dac-channel-id = <0>;
Desp32_devkitc_wrover_procpu.overlay10 dac-channel-id = <0>;
Desp32s2_saola.overlay10 dac-channel-id = <0>;
Dfrdm_rw612.overlay4 dac-channel-id = <1>;
Drd_rw612_bga.overlay4 dac-channel-id = <0>;
Dyd_esp32_procpu.overlay10 dac-channel-id = <0>;
Dgd32a503v_eval.overlay10 dac-channel-id = <0>;
/Zephyr-latest/tests/drivers/sensor/bmi160/src/
Dfixture.c16 enum sensor_channel channel; in sensor_bmi160_setup_emulator() member
36 struct sensor_chan_spec chan_spec = {.chan_type = values[i].channel, .chan_idx = 0}; in sensor_bmi160_setup_emulator()
/Zephyr-latest/samples/drivers/adc/adc_sequence/boards/
Dmimxrt595_evk_cm33.overlay28 channel@0 {
38 channel@1 {
/Zephyr-latest/tests/drivers/build_all/fuel_gauge/
Dapp.overlay35 #io-channel-cells = <1>;
40 channel@0 {
/Zephyr-latest/drivers/dma/
DKconfig.xilinx_axi_dma43 prompt "IRQs to lock when manipulating per-channel data structures during dma_start."
50 Lock all interrupts (including, e.g., timers and scheduler) when modifying channel data
58 Lock all interrupts of this DMA device when modifying channel data during dma_start.
63 bool "Lock IRQs of the DMA channel"
65 Only lock the interrupt of the DMA channel whose data are to be modified during dma_start.
67 registered for the same channel.
Ddma_mcux_pxp.c51 static int dma_mcux_pxp_configure(const struct device *dev, uint32_t channel, in dma_mcux_pxp_configure() argument
62 ARG_UNUSED(channel); in dma_mcux_pxp_configure()
173 static int dma_mcux_pxp_start(const struct device *dev, uint32_t channel) in dma_mcux_pxp_start() argument
181 ARG_UNUSED(channel); in dma_mcux_pxp_start()
/Zephyr-latest/boards/beagle/beagleconnect_freedom/
Dbeagleconnect_freedom.dts235 channel@9 {
244 channel@a {
253 channel@b {
262 channel@c {
271 channel@d {
280 channel@e {
/Zephyr-latest/tests/subsys/openthread/
Dradio_test.c623 const uint8_t channel = 12; in ZTEST() local
644 zassert_equal(otPlatRadioReceive(ot, channel), OT_ERROR_NONE, "Failed to receive."); in ZTEST()
645 zassert_equal(platformRadioChannelGet(ot), channel, "Channel number not remembered."); in ZTEST()
649 zassert_equal(channel, set_channel_mock_fake.arg1_val); in ZTEST()
757 const uint8_t channel = 21; in ZTEST() local
773 zassert_equal(otPlatRadioReceive(ot, channel), OT_ERROR_NONE, "Failed to receive."); in ZTEST()
775 zassert_equal(channel, set_channel_mock_fake.arg1_val); in ZTEST()
790 otPlatRadioReceiveDone_expected_aframe.mChannel = channel; in ZTEST()
806 const uint8_t channel = 21; in ZTEST() local
817 zassert_equal(otPlatRadioReceive(ot, channel), OT_ERROR_NONE, "Failed to receive."); in ZTEST()
[all …]
/Zephyr-latest/include/zephyr/devicetree/
Dmbox.h90 DT_PHA_BY_NAME_OR(node_id, mboxes, name, channel, 0)
/Zephyr-latest/samples/boards/bbc/microbit/sound/boards/
Dbbc_microbit.overlay10 channel-gpios = <&edge_connector 0 GPIO_ACTIVE_HIGH>;
/Zephyr-latest/boards/nxp/mr_canhubk3/
Dmr_canhubk3.dts135 * eMios channel numbers for qdec should be beyond the channel numbers
512 /* Default clock for internal counter for PWM channel 0-7 is 100Khz */
514 channel = <0>;
523 channel = <1>;
532 channel = <2>;
541 channel = <3>;
550 channel = <4>;
559 channel = <5>;
568 channel = <19>;
607 channel = <10>;
[all …]
/Zephyr-latest/samples/drivers/w1/scanner/
Dds2482-800.overlay12 compatible = "maxim,ds2482-800-channel";
/Zephyr-latest/samples/boards/bbc/microbit/pong/boards/
Dbbc_microbit.overlay10 channel-gpios = <&edge_connector 0 GPIO_ACTIVE_HIGH>;
/Zephyr-latest/soc/openisa/rv32m1/
Dsoc.c116 uint32_t channel, line, ier; in arch_irq_is_enabled() local
125 channel = rv32m1_intmux_channel(irq); in arch_irq_is_enabled()
127 ier = INTMUX->CHANNEL[channel].CHn_IER_31_0 & BIT(line); in arch_irq_is_enabled()
/Zephyr-latest/samples/drivers/adc/adc_dt/boards/
Dlpcxpresso55s69_lpc55s69_cpu0.overlay37 channel@0 {
52 channel@1 {
66 channel@2 {
Dnucleo_wba52cg.overlay9 /* adjust channel number according to pinmux in board.dts */
/Zephyr-latest/tests/drivers/adc/adc_api/boards/
Dstm32u5a9j_dk.overlay9 /* adjust channel number according to pinmux in board.dts */
Dstm32g081b_eval.overlay9 /* adjust channel number according to pinmux in board.dts */

1...<<21222324252627282930>>...55