Home
last modified time | relevance | path

Searched full:clock_control_on (Results 1 – 25 of 227) sorted by relevance

12345678910

/Zephyr-latest/samples/drivers/clock_control_litex/src/
Dmain.c103 ret = clock_control_on(dev, sub_system1); in litex_clk_test_single()
107 ret = clock_control_on(dev, sub_system2); in litex_clk_test_single()
147 ret = clock_control_on(dev, sub_system); in litex_clk_test_freq()
152 ret = clock_control_on(dev, sub_system); in litex_clk_test_freq()
163 ret = clock_control_on(dev, sub_system); in litex_clk_test_freq()
168 ret = clock_control_on(dev, sub_system); in litex_clk_test_freq()
199 ret = clock_control_on(dev, sub_system1); in litex_clk_test_phase()
209 ret = clock_control_on(dev, sub_system2); in litex_clk_test_phase()
238 ret = clock_control_on(dev, sub_system1); in litex_clk_test_duty()
242 ret = clock_control_on(dev, sub_system2); in litex_clk_test_duty()
[all …]
/Zephyr-latest/drivers/ethernet/
Deth_dwmac_stm32h7x.c60 ret = clock_control_on(p->clock, (clock_control_subsys_t)&pclken); in dwmac_bus_init()
61 ret |= clock_control_on(p->clock, (clock_control_subsys_t)&pclken_tx); in dwmac_bus_init()
62 ret |= clock_control_on(p->clock, (clock_control_subsys_t)&pclken_rx); in dwmac_bus_init()
/Zephyr-latest/samples/drivers/clock_control_litex/
DREADME.rst48 …ed with the :ref:`Clock Control API <clock_control_api>` function ``clock_control_on()`` and a Lit…
50 …itex_clk_setup` onto :c:type:`clock_control_subsys_t` and use it with :c:func:`clock_control_on()`.
65 if ((ret = clock_control_on(dev, sub_system)) != 0) {
72 In both getter functions, basic usage is similar to ``clock_control_on()``. Structure ``litex_clk_s…
/Zephyr-latest/tests/drivers/clock_control/pwm_clock/src/
Dmain.c34 ret = clock_control_on(clk_dev, 0); in pwm_clock_setup()
35 zassert_equal(0, ret, "%s: Unexpected err (%d) from clock_control_on", clk_dev->name, ret); in pwm_clock_setup()
/Zephyr-latest/drivers/counter/
Dtimer_dtmr_cmsdk_apb.c158 clock_control_on(clk, (clock_control_subsys_t) &cfg->dtimer_cc_as); in dtmr_cmsdk_apb_init()
159 clock_control_on(clk, (clock_control_subsys_t) &cfg->dtimer_cc_ss); in dtmr_cmsdk_apb_init()
160 clock_control_on(clk, (clock_control_subsys_t) &cfg->dtimer_cc_dss); in dtmr_cmsdk_apb_init()
Dtimer_tmr_cmsdk_apb.c158 clock_control_on(clk, (clock_control_subsys_t) &cfg->timer_cc_as); in tmr_cmsdk_apb_init()
159 clock_control_on(clk, (clock_control_subsys_t) &cfg->timer_cc_ss); in tmr_cmsdk_apb_init()
160 clock_control_on(clk, (clock_control_subsys_t) &cfg->timer_cc_dss); in tmr_cmsdk_apb_init()
/Zephyr-latest/boards/arduino/nicla_vision/
Dcamera_ext_clock.c25 ret = clock_control_on(cam_ext_clk_dev, (clock_control_subsys_t)0); in camera_ext_clock_enable()
/Zephyr-latest/drivers/ethernet/eth_nxp_enet_qos/
Deth_nxp_enet_qos.c22 ret = clock_control_on(config->clock_dev, config->clock_subsys); in nxp_enet_qos_init()
/Zephyr-latest/dts/bindings/clock/
Dpwm-clock.yaml48 clock has started after returning from clock_control_on().
/Zephyr-latest/soc/st/stm32/common/
Dstm32_backup_sram.c35 ret = clock_control_on(clk, (clock_control_subsys_t)&config->pclken); in stm32_backup_sram_init()
/Zephyr-latest/drivers/hwinfo/
Dhwinfo_sam_rstc.c64 (void)clock_control_on(SAM_DT_PMC_CONTROLLER, in hwinfo_rstc_init()
/Zephyr-latest/tests/drivers/clock_control/fixed_clock/src/
Dtest_clock_control.c29 err = clock_control_on(dev, 0); in ZTEST()
/Zephyr-latest/drivers/usb/device/
Dusb_dc_dw_stm32.h52 return clock_control_on(clk->dev, (void *)&clk->pclken[0]); in clk_enable_st_stm32f4_fsotg()
/Zephyr-latest/drivers/misc/pio_rpi_pico/
Dpio_rpi_pico.c49 ret = clock_control_on(config->clk_dev, config->clk_id); in pio_rpi_pico_init()
/Zephyr-latest/tests/drivers/clock_control/clock_control_api/src/
Dtest_clock_control.c126 err = clock_control_on(dev, subsys); in test_on_off_status_instance()
274 err = clock_control_on(dev, subsys); in test_double_start_on_instance()
277 err = clock_control_on(dev, subsys); in test_double_start_on_instance()
/Zephyr-latest/drivers/pinctrl/
Dpinctrl_gd32_afio.c71 (void)clock_control_on(GD32_CLOCK_CONTROLLER, in afio_init()
141 (void)clock_control_on(GD32_CLOCK_CONTROLLER, in configure_pin()
Dpinctrl_gd32_af.c91 (void)clock_control_on(GD32_CLOCK_CONTROLLER, in pinctrl_configure_pin()
/Zephyr-latest/drivers/dac/
Ddac_esp32.c71 if (clock_control_on(cfg->clock_dev, (clock_control_subsys_t)cfg->clock_subsys) != 0) { in dac_esp32_init()
/Zephyr-latest/drivers/entropy/
Dentropy_esp32.c79 ret = clock_control_on(clock_dev, clock_subsys); in entropy_esp32_init()
Dentropy_max32.c77 ret = clock_control_on(cfg->clock, (clock_control_subsys_t)&cfg->perclk); in entropy_max32_init()
/Zephyr-latest/drivers/clock_control/
Dclock_control_si32_ahb.c71 ret = clock_control_on(config->clock_dev, NULL); in clock_control_si32_ahb_init()
/Zephyr-latest/tests/drivers/clock_control/stm32_clock_configuration/stm32_common_devices/src/
Dtest_stm32_clock_configuration_i2s.c28 r = clock_control_on(DEVICE_DT_GET(STM32_CLOCK_CONTROL_NODE), in ZTEST()
/Zephyr-latest/drivers/memc/
Dmemc_stm32.c61 r = clock_control_on(clk, (clock_control_subsys_t)&config->pclken[0]); in memc_stm32_init()
/Zephyr-latest/soc/st/stm32/stm32wbax/hci_if/
Dbleplat.c104 clock_control_on(rcc, rng_pclken); in enable_rng_clock()
/Zephyr-latest/drivers/bluetooth/hci/
Dapollox_blue.c99 clock_control_on(clk32m_dev, in bt_clkreq_isr()
257 clock_control_on(clk32k_dev, (clock_control_subsys_t)CLOCK_CONTROL_AMBIQ_TYPE_LFXTAL); in bt_hci_transport_setup()
260 clock_control_on(clk32m_dev, (clock_control_subsys_t)CLOCK_CONTROL_AMBIQ_TYPE_HFXTAL_BLE); in bt_hci_transport_setup()

12345678910