Home
last modified time | relevance | path

Searched refs:USB_DADDR_ADD0_Pos (Results 1 – 25 of 42) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32f1xx/soc/
Dstm32f102x6.h4873 #define USB_DADDR_ADD0_Pos (0U) macro
4874 #define USB_DADDR_ADD0_Msk (0x1UL << USB_DADDR_ADD0_Pos) /*!< 0x00000001 */
Dstm32f102xb.h4927 #define USB_DADDR_ADD0_Pos (0U) macro
4928 #define USB_DADDR_ADD0_Msk (0x1UL << USB_DADDR_ADD0_Pos) /*!< 0x00000001 */
/hal_stm32-latest/stm32cube/stm32l1xx/soc/
Dstm32l152xb.h6878 #define USB_DADDR_ADD0_Pos (0U) macro
6879 #define USB_DADDR_ADD0_Msk (0x1UL << USB_DADDR_ADD0_Pos) /*!< 0x00000001 */
Dstm32l152xba.h6939 #define USB_DADDR_ADD0_Pos (0U) macro
6940 #define USB_DADDR_ADD0_Msk (0x1UL << USB_DADDR_ADD0_Pos) /*!< 0x00000001 */
Dstm32l100xba.h6924 #define USB_DADDR_ADD0_Pos (0U) macro
6925 #define USB_DADDR_ADD0_Msk (0x1UL << USB_DADDR_ADD0_Pos) /*!< 0x00000001 */
Dstm32l100xb.h6776 #define USB_DADDR_ADD0_Pos (0U) macro
6777 #define USB_DADDR_ADD0_Msk (0x1UL << USB_DADDR_ADD0_Pos) /*!< 0x00000001 */
Dstm32l151xb.h6728 #define USB_DADDR_ADD0_Pos (0U) macro
6729 #define USB_DADDR_ADD0_Msk (0x1UL << USB_DADDR_ADD0_Pos) /*!< 0x00000001 */
Dstm32l151xba.h6804 #define USB_DADDR_ADD0_Pos (0U) macro
6805 #define USB_DADDR_ADD0_Msk (0x1UL << USB_DADDR_ADD0_Pos) /*!< 0x00000001 */
Dstm32l100xc.h7509 #define USB_DADDR_ADD0_Pos (0U) macro
7510 #define USB_DADDR_ADD0_Msk (0x1UL << USB_DADDR_ADD0_Pos) /*!< 0x00000001 */
Dstm32l151xc.h7698 #define USB_DADDR_ADD0_Pos (0U) macro
7699 #define USB_DADDR_ADD0_Msk (0x1UL << USB_DADDR_ADD0_Pos) /*!< 0x00000001 */
Dstm32l151xca.h7762 #define USB_DADDR_ADD0_Pos (0U) macro
7763 #define USB_DADDR_ADD0_Msk (0x1UL << USB_DADDR_ADD0_Pos) /*!< 0x00000001 */
Dstm32l151xdx.h7827 #define USB_DADDR_ADD0_Pos (0U) macro
7828 #define USB_DADDR_ADD0_Msk (0x1UL << USB_DADDR_ADD0_Pos) /*!< 0x00000001 */
Dstm32l151xe.h7827 #define USB_DADDR_ADD0_Pos (0U) macro
7828 #define USB_DADDR_ADD0_Msk (0x1UL << USB_DADDR_ADD0_Pos) /*!< 0x00000001 */
Dstm32l152xc.h7827 #define USB_DADDR_ADD0_Pos (0U) macro
7828 #define USB_DADDR_ADD0_Msk (0x1UL << USB_DADDR_ADD0_Pos) /*!< 0x00000001 */
Dstm32l152xca.h7912 #define USB_DADDR_ADD0_Pos (0U) macro
7913 #define USB_DADDR_ADD0_Msk (0x1UL << USB_DADDR_ADD0_Pos) /*!< 0x00000001 */
Dstm32l152xdx.h7977 #define USB_DADDR_ADD0_Pos (0U) macro
7978 #define USB_DADDR_ADD0_Msk (0x1UL << USB_DADDR_ADD0_Pos) /*!< 0x00000001 */
Dstm32l152xe.h7977 #define USB_DADDR_ADD0_Pos (0U) macro
7978 #define USB_DADDR_ADD0_Msk (0x1UL << USB_DADDR_ADD0_Pos) /*!< 0x00000001 */
Dstm32l162xc.h7966 #define USB_DADDR_ADD0_Pos (0U) macro
7967 #define USB_DADDR_ADD0_Msk (0x1UL << USB_DADDR_ADD0_Pos) /*!< 0x00000001 */
Dstm32l162xca.h8051 #define USB_DADDR_ADD0_Pos (0U) macro
8052 #define USB_DADDR_ADD0_Msk (0x1UL << USB_DADDR_ADD0_Pos) /*!< 0x00000001 */
Dstm32l162xdx.h8116 #define USB_DADDR_ADD0_Pos (0U) macro
8117 #define USB_DADDR_ADD0_Msk (0x1UL << USB_DADDR_ADD0_Pos) /*!< 0x00000001 */
Dstm32l162xe.h8116 #define USB_DADDR_ADD0_Pos (0U) macro
8117 #define USB_DADDR_ADD0_Msk (0x1UL << USB_DADDR_ADD0_Pos) /*!< 0x00000001 */
Dstm32l151xd.h8462 #define USB_DADDR_ADD0_Pos (0U) macro
8463 #define USB_DADDR_ADD0_Msk (0x1UL << USB_DADDR_ADD0_Pos) /*!< 0x00000001 */
Dstm32l152xd.h8612 #define USB_DADDR_ADD0_Pos (0U) macro
8613 #define USB_DADDR_ADD0_Msk (0x1UL << USB_DADDR_ADD0_Pos) /*!< 0x00000001 */
Dstm32l162xd.h8751 #define USB_DADDR_ADD0_Pos (0U) macro
8752 #define USB_DADDR_ADD0_Msk (0x1UL << USB_DADDR_ADD0_Pos) /*!< 0x00000001 */
/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c071xx.h7166 #define USB_DADDR_ADD0_Pos (0U) macro
7167 #define USB_DADDR_ADD0_Msk (0x1UL << USB_DADDR_ADD0_Pos) /*!< 0x00000001 */

12