Home
last modified time | relevance | path

Searched refs:USB_CNTR_RESETM_Pos (Results 1 – 25 of 42) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32f1xx/soc/
Dstm32f102x6.h4801 #define USB_CNTR_RESETM_Pos (10U) macro
4802 #define USB_CNTR_RESETM_Msk (0x1UL << USB_CNTR_RESETM_Pos) /*!< 0x00000400 */
Dstm32f102xb.h4855 #define USB_CNTR_RESETM_Pos (10U) macro
4856 #define USB_CNTR_RESETM_Msk (0x1UL << USB_CNTR_RESETM_Pos) /*!< 0x00000400 */
/hal_stm32-latest/stm32cube/stm32l1xx/soc/
Dstm32l152xb.h6796 #define USB_CNTR_RESETM_Pos (10U) macro
6797 #define USB_CNTR_RESETM_Msk (0x1UL << USB_CNTR_RESETM_Pos) /*!< 0x00000400 */
Dstm32l152xba.h6857 #define USB_CNTR_RESETM_Pos (10U) macro
6858 #define USB_CNTR_RESETM_Msk (0x1UL << USB_CNTR_RESETM_Pos) /*!< 0x00000400 */
Dstm32l100xba.h6842 #define USB_CNTR_RESETM_Pos (10U) macro
6843 #define USB_CNTR_RESETM_Msk (0x1UL << USB_CNTR_RESETM_Pos) /*!< 0x00000400 */
Dstm32l100xb.h6694 #define USB_CNTR_RESETM_Pos (10U) macro
6695 #define USB_CNTR_RESETM_Msk (0x1UL << USB_CNTR_RESETM_Pos) /*!< 0x00000400 */
Dstm32l151xb.h6646 #define USB_CNTR_RESETM_Pos (10U) macro
6647 #define USB_CNTR_RESETM_Msk (0x1UL << USB_CNTR_RESETM_Pos) /*!< 0x00000400 */
Dstm32l151xba.h6722 #define USB_CNTR_RESETM_Pos (10U) macro
6723 #define USB_CNTR_RESETM_Msk (0x1UL << USB_CNTR_RESETM_Pos) /*!< 0x00000400 */
Dstm32l100xc.h7427 #define USB_CNTR_RESETM_Pos (10U) macro
7428 #define USB_CNTR_RESETM_Msk (0x1UL << USB_CNTR_RESETM_Pos) /*!< 0x00000400 */
Dstm32l151xc.h7616 #define USB_CNTR_RESETM_Pos (10U) macro
7617 #define USB_CNTR_RESETM_Msk (0x1UL << USB_CNTR_RESETM_Pos) /*!< 0x00000400 */
Dstm32l151xca.h7680 #define USB_CNTR_RESETM_Pos (10U) macro
7681 #define USB_CNTR_RESETM_Msk (0x1UL << USB_CNTR_RESETM_Pos) /*!< 0x00000400 */
Dstm32l151xdx.h7745 #define USB_CNTR_RESETM_Pos (10U) macro
7746 #define USB_CNTR_RESETM_Msk (0x1UL << USB_CNTR_RESETM_Pos) /*!< 0x00000400 */
Dstm32l151xe.h7745 #define USB_CNTR_RESETM_Pos (10U) macro
7746 #define USB_CNTR_RESETM_Msk (0x1UL << USB_CNTR_RESETM_Pos) /*!< 0x00000400 */
Dstm32l152xc.h7745 #define USB_CNTR_RESETM_Pos (10U) macro
7746 #define USB_CNTR_RESETM_Msk (0x1UL << USB_CNTR_RESETM_Pos) /*!< 0x00000400 */
Dstm32l152xca.h7830 #define USB_CNTR_RESETM_Pos (10U) macro
7831 #define USB_CNTR_RESETM_Msk (0x1UL << USB_CNTR_RESETM_Pos) /*!< 0x00000400 */
Dstm32l152xdx.h7895 #define USB_CNTR_RESETM_Pos (10U) macro
7896 #define USB_CNTR_RESETM_Msk (0x1UL << USB_CNTR_RESETM_Pos) /*!< 0x00000400 */
Dstm32l152xe.h7895 #define USB_CNTR_RESETM_Pos (10U) macro
7896 #define USB_CNTR_RESETM_Msk (0x1UL << USB_CNTR_RESETM_Pos) /*!< 0x00000400 */
Dstm32l162xc.h7884 #define USB_CNTR_RESETM_Pos (10U) macro
7885 #define USB_CNTR_RESETM_Msk (0x1UL << USB_CNTR_RESETM_Pos) /*!< 0x00000400 */
Dstm32l162xca.h7969 #define USB_CNTR_RESETM_Pos (10U) macro
7970 #define USB_CNTR_RESETM_Msk (0x1UL << USB_CNTR_RESETM_Pos) /*!< 0x00000400 */
Dstm32l162xdx.h8034 #define USB_CNTR_RESETM_Pos (10U) macro
8035 #define USB_CNTR_RESETM_Msk (0x1UL << USB_CNTR_RESETM_Pos) /*!< 0x00000400 */
Dstm32l162xe.h8034 #define USB_CNTR_RESETM_Pos (10U) macro
8035 #define USB_CNTR_RESETM_Msk (0x1UL << USB_CNTR_RESETM_Pos) /*!< 0x00000400 */
Dstm32l151xd.h8380 #define USB_CNTR_RESETM_Pos (10U) macro
8381 #define USB_CNTR_RESETM_Msk (0x1UL << USB_CNTR_RESETM_Pos) /*!< 0x00000400 */
Dstm32l152xd.h8530 #define USB_CNTR_RESETM_Pos (10U) macro
8531 #define USB_CNTR_RESETM_Msk (0x1UL << USB_CNTR_RESETM_Pos) /*!< 0x00000400 */
Dstm32l162xd.h8669 #define USB_CNTR_RESETM_Pos (10U) macro
8670 #define USB_CNTR_RESETM_Msk (0x1UL << USB_CNTR_RESETM_Pos) /*!< 0x00000400 */
/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c071xx.h7063 #define USB_CNTR_RESETM_Pos (10U) macro
7064 #define USB_CNTR_RESETM_Msk (0x1UL << USB_CNTR_RESETM_Pos) /*!< 0x00000400 */

12