Home
last modified time | relevance | path

Searched refs:TIM_AF1_ETRSEL_Pos (Results 1 – 19 of 19) sorted by relevance

/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c011xx.h5827 #define TIM_AF1_ETRSEL_Pos (14U) macro
5828 #define TIM_AF1_ETRSEL_Msk (0xFUL << TIM_AF1_ETRSEL_Pos) /*!< 0x0003C000 */
5830 #define TIM_AF1_ETRSEL_0 (0x1UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00004000 */
5831 #define TIM_AF1_ETRSEL_1 (0x2UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00008000 */
5832 #define TIM_AF1_ETRSEL_2 (0x4UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00010000 */
5833 #define TIM_AF1_ETRSEL_3 (0x8UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00020000 */
Dstm32c031xx.h5990 #define TIM_AF1_ETRSEL_Pos (14U) macro
5991 #define TIM_AF1_ETRSEL_Msk (0xFUL << TIM_AF1_ETRSEL_Pos) /*!< 0x0003C000 */
5993 #define TIM_AF1_ETRSEL_0 (0x1UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00004000 */
5994 #define TIM_AF1_ETRSEL_1 (0x2UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00008000 */
5995 #define TIM_AF1_ETRSEL_2 (0x4UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00010000 */
5996 #define TIM_AF1_ETRSEL_3 (0x8UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00020000 */
Dstm32c071xx.h6494 #define TIM_AF1_ETRSEL_Pos (14U) macro
6495 #define TIM_AF1_ETRSEL_Msk (0xFUL << TIM_AF1_ETRSEL_Pos) /*!< 0x0003C000 */
6497 #define TIM_AF1_ETRSEL_0 (0x1UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00004000 */
6498 #define TIM_AF1_ETRSEL_1 (0x2UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00008000 */
6499 #define TIM_AF1_ETRSEL_2 (0x4UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00010000 */
6500 #define TIM_AF1_ETRSEL_3 (0x8UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00020000 */
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h8953 #define TIM_AF1_ETRSEL_Pos (14U) macro
8954 #define TIM_AF1_ETRSEL_Msk (0xFUL << TIM_AF1_ETRSEL_Pos) /*!< 0x0003C000…
8956 #define TIM_AF1_ETRSEL_0 (0x1UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00004000…
8957 #define TIM_AF1_ETRSEL_1 (0x2UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00008000…
8958 #define TIM_AF1_ETRSEL_2 (0x4UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00010000…
8959 #define TIM_AF1_ETRSEL_3 (0x8UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00020000…
Dstm32wba52xx.h13121 #define TIM_AF1_ETRSEL_Pos (14U) macro
13122 #define TIM_AF1_ETRSEL_Msk (0xFUL << TIM_AF1_ETRSEL_Pos) /*!< 0x0003C000…
13124 #define TIM_AF1_ETRSEL_0 (0x1UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00004000…
13125 #define TIM_AF1_ETRSEL_1 (0x2UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00008000…
13126 #define TIM_AF1_ETRSEL_2 (0x4UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00010000…
13127 #define TIM_AF1_ETRSEL_3 (0x8UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00020000…
Dstm32wba54xx.h13829 #define TIM_AF1_ETRSEL_Pos (14U) macro
13830 #define TIM_AF1_ETRSEL_Msk (0xFUL << TIM_AF1_ETRSEL_Pos) /*!< 0x0003C000…
13832 #define TIM_AF1_ETRSEL_0 (0x1UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00004000…
13833 #define TIM_AF1_ETRSEL_1 (0x2UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00008000…
13834 #define TIM_AF1_ETRSEL_2 (0x4UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00010000…
13835 #define TIM_AF1_ETRSEL_3 (0x8UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00020000…
Dstm32wba5mxx.h13847 #define TIM_AF1_ETRSEL_Pos (14U) macro
13848 #define TIM_AF1_ETRSEL_Msk (0xFUL << TIM_AF1_ETRSEL_Pos) /*!< 0x0003C000…
13850 #define TIM_AF1_ETRSEL_0 (0x1UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00004000…
13851 #define TIM_AF1_ETRSEL_1 (0x2UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00008000…
13852 #define TIM_AF1_ETRSEL_2 (0x4UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00010000…
13853 #define TIM_AF1_ETRSEL_3 (0x8UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00020000…
Dstm32wba55xx.h13847 #define TIM_AF1_ETRSEL_Pos (14U) macro
13848 #define TIM_AF1_ETRSEL_Msk (0xFUL << TIM_AF1_ETRSEL_Pos) /*!< 0x0003C000…
13850 #define TIM_AF1_ETRSEL_0 (0x1UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00004000…
13851 #define TIM_AF1_ETRSEL_1 (0x2UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00008000…
13852 #define TIM_AF1_ETRSEL_2 (0x4UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00010000…
13853 #define TIM_AF1_ETRSEL_3 (0x8UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00020000…
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h7884 #define TIM_AF1_ETRSEL_Pos (14U) macro
7885 #define TIM_AF1_ETRSEL_Msk (0xFUL << TIM_AF1_ETRSEL_Pos) /*!< 0x0003C000 */
7887 #define TIM_AF1_ETRSEL_0 (0x1UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00004000 */
7888 #define TIM_AF1_ETRSEL_1 (0x2UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00008000 */
7889 #define TIM_AF1_ETRSEL_2 (0x4UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00010000 */
7890 #define TIM_AF1_ETRSEL_3 (0x8UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00020000 */
Dstm32u083xx.h8821 #define TIM_AF1_ETRSEL_Pos (14U) macro
8822 #define TIM_AF1_ETRSEL_Msk (0xFUL << TIM_AF1_ETRSEL_Pos) /*!< 0x0003C000 */
8824 #define TIM_AF1_ETRSEL_0 (0x1UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00004000 */
8825 #define TIM_AF1_ETRSEL_1 (0x2UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00008000 */
8826 #define TIM_AF1_ETRSEL_2 (0x4UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00010000 */
8827 #define TIM_AF1_ETRSEL_3 (0x8UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00020000 */
Dstm32u073xx.h8551 #define TIM_AF1_ETRSEL_Pos (14U) macro
8552 #define TIM_AF1_ETRSEL_Msk (0xFUL << TIM_AF1_ETRSEL_Pos) /*!< 0x0003C000 */
8554 #define TIM_AF1_ETRSEL_0 (0x1UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00004000 */
8555 #define TIM_AF1_ETRSEL_1 (0x2UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00008000 */
8556 #define TIM_AF1_ETRSEL_2 (0x4UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00010000 */
8557 #define TIM_AF1_ETRSEL_3 (0x8UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00020000 */
/hal_stm32-latest/stm32cube/stm32h7rsxx/soc/
Dstm32h7r3xx.h20274 #define TIM_AF1_ETRSEL_Pos (14U) macro
20275 #define TIM_AF1_ETRSEL_Msk (0xFUL << TIM_AF1_ETRSEL_Pos) /*!< 0x0003C000 */
20277 #define TIM_AF1_ETRSEL_0 (0x1UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00004000 */
20278 #define TIM_AF1_ETRSEL_1 (0x2UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00008000 */
20279 #define TIM_AF1_ETRSEL_2 (0x4UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00010000 */
20280 #define TIM_AF1_ETRSEL_3 (0x8UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00020000 */
Dstm32h7s7xx.h21589 #define TIM_AF1_ETRSEL_Pos (14U) macro
21590 #define TIM_AF1_ETRSEL_Msk (0xFUL << TIM_AF1_ETRSEL_Pos) /*!< 0x0003C000 */
21592 #define TIM_AF1_ETRSEL_0 (0x1UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00004000 */
21593 #define TIM_AF1_ETRSEL_1 (0x2UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00008000 */
21594 #define TIM_AF1_ETRSEL_2 (0x4UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00010000 */
21595 #define TIM_AF1_ETRSEL_3 (0x8UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00020000 */
Dstm32h7s3xx.h21157 #define TIM_AF1_ETRSEL_Pos (14U) macro
21158 #define TIM_AF1_ETRSEL_Msk (0xFUL << TIM_AF1_ETRSEL_Pos) /*!< 0x0003C000 */
21160 #define TIM_AF1_ETRSEL_0 (0x1UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00004000 */
21161 #define TIM_AF1_ETRSEL_1 (0x2UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00008000 */
21162 #define TIM_AF1_ETRSEL_2 (0x4UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00010000 */
21163 #define TIM_AF1_ETRSEL_3 (0x8UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00020000 */
Dstm32h7r7xx.h20704 #define TIM_AF1_ETRSEL_Pos (14U) macro
20705 #define TIM_AF1_ETRSEL_Msk (0xFUL << TIM_AF1_ETRSEL_Pos) /*!< 0x0003C000 */
20707 #define TIM_AF1_ETRSEL_0 (0x1UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00004000 */
20708 #define TIM_AF1_ETRSEL_1 (0x2UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00008000 */
20709 #define TIM_AF1_ETRSEL_2 (0x4UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00010000 */
20710 #define TIM_AF1_ETRSEL_3 (0x8UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00020000 */
/hal_stm32-latest/stm32cube/stm32n6xx/soc/
Dstm32n645xx.h36801 #define TIM_AF1_ETRSEL_Pos (14U) macro
36802 #define TIM_AF1_ETRSEL_Msk (0xFUL << TIM_AF1_ETRSEL_Pos) /*!< 0x0003C000 */
36804 #define TIM_AF1_ETRSEL_0 (0x1UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00004000 */
36805 #define TIM_AF1_ETRSEL_1 (0x2UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00008000 */
36806 #define TIM_AF1_ETRSEL_2 (0x4UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00010000 */
36807 #define TIM_AF1_ETRSEL_3 (0x8UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00020000 */
Dstm32n657xx.h38440 #define TIM_AF1_ETRSEL_Pos (14U) macro
38441 #define TIM_AF1_ETRSEL_Msk (0xFUL << TIM_AF1_ETRSEL_Pos) /*!< 0x0003C000 */
38443 #define TIM_AF1_ETRSEL_0 (0x1UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00004000 */
38444 #define TIM_AF1_ETRSEL_1 (0x2UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00008000 */
38445 #define TIM_AF1_ETRSEL_2 (0x4UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00010000 */
38446 #define TIM_AF1_ETRSEL_3 (0x8UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00020000 */
Dstm32n655xx.h38051 #define TIM_AF1_ETRSEL_Pos (14U) macro
38052 #define TIM_AF1_ETRSEL_Msk (0xFUL << TIM_AF1_ETRSEL_Pos) /*!< 0x0003C000 */
38054 #define TIM_AF1_ETRSEL_0 (0x1UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00004000 */
38055 #define TIM_AF1_ETRSEL_1 (0x2UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00008000 */
38056 #define TIM_AF1_ETRSEL_2 (0x4UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00010000 */
38057 #define TIM_AF1_ETRSEL_3 (0x8UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00020000 */
Dstm32n647xx.h37190 #define TIM_AF1_ETRSEL_Pos (14U) macro
37191 #define TIM_AF1_ETRSEL_Msk (0xFUL << TIM_AF1_ETRSEL_Pos) /*!< 0x0003C000 */
37193 #define TIM_AF1_ETRSEL_0 (0x1UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00004000 */
37194 #define TIM_AF1_ETRSEL_1 (0x2UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00008000 */
37195 #define TIM_AF1_ETRSEL_2 (0x4UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00010000 */
37196 #define TIM_AF1_ETRSEL_3 (0x8UL << TIM_AF1_ETRSEL_Pos) /*!< 0x00020000 */